
RELEASED
DATA SHEET
PM7366 FREEDM-8
ISSUE 4
PMC-1970930
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
16
Pin No.
Pin Name
Type
-PI
-BI
Function
AD[31]
I/O
D19
D2
As an output bus, AD[31:0] is updated on the rising
edge of PCICLK. As an input bus, AD[31:0] is
sampled on the rising edge of PCICLK.
C/BEB[0]
C/BEB[1]
C/BEB[2]
C/BEB[3]
I/O
R19
M18
J20
G18
R3
M4
J1
F1
The PCI bus command and byte enable bus
(C/BEB[3:0]) contains the bus command or the byte
valid indications. During the first clock cycle of a
transaction, C/BEB[3:0] contains the bus command
code. For subsequent clock cycles, C/BEB[3:0]
identifies which bytes on the AD[31:0] bus carry valid
data. C/BEB[3] is associated with byte 3 (AD[31:24])
while C/BEB[0] is associated with byte 0 (AD[7:0]).
When C/BEB[n] is set high, the associated byte is
invalid. When C/BEB[n] is set low, the associated
byte is valid.
When the FREEDM-8 is the initiator, C/BEB[3:0] is an
output bus.
When the FREEDM-8 is the target, C/BEB[3:0] is an
input bus.
When the FREEDM-8 is not involved in the current
transaction, C/BEB[3:0] is tri-stated.
As an output bus, C/BEB[3:0] is updated on the rising
edge of PCICLK. As an input bus, C/BEB[3:0] is
sampled on the rising edge of PCICLK.