参数资料
型号: QL8150-6PT280I
厂商: QUICKLOGIC CORP
元件分类: FPGA
英文描述: FPGA, 640 CLBS, 188946 GATES, PBGA280
封装: 0.80 MM PITCH, LFBGA-280
文件页数: 41/96页
文件大小: 1607K
代理商: QL8150-6PT280I
2007 QuickLogic Corporation
Eclipse II Family Data Sheet Rev. Q
46
VDED2
I
Voltage tolerance for JTAG pins
(TDI, TMS, TCK, and TRSTB)
These pins specify the input voltage tolerance for the JTAG
input pins. The legal range for VDED2 is between 1.71 V and
3.6 V. These do not specify output voltage of the JTAG output,
TDO. Refer to the VDED pin section for specifying the JTAG
output voltage.
VCCPLL
I
Power Supply pin for PLL
Connect to 2.5 V or 3.3 V supply. For backwards compatibility
with Eclipse and EclipsePlus devices, connect to 2.5 V. To
minimize static power consumption when designs do not
utilize the PLLs, you may connect VCCPLL to GND. If
VCCPLL is grounded, the PLL is disabled.
PLL_RESET
I
PLL reset pin
If PLL_RESET is asserted, then CLKNET_OUT and
PLLPAD_OUT are reset to 0. This signal must be asserted
and then released in order for the LOCK_DETECT to work.
If a PLL module is not used, then the associated PLLRST<x>
must be connected to VDED.
Table 32: PLLOUT Pin Supply Voltage
PLLOUT
VCCIO
PLLOUT(0)
VCCIO(E)
PLLOUT(1)
VCCIO(B)
PLLOUT(2)
VCCIO(A)
PLLOUT(3)
VCCIO(F)
Table 31: Pin Descriptions (Continued)
Pin
Direction
Function
Description
相关PDF资料
PDF描述
QL8150-6PT280M FPGA, 640 CLBS, 188946 GATES, PBGA280
QL8150-6PTN280C FPGA, 640 CLBS, 188946 GATES, PBGA280
QL8150-6PTN280I FPGA, 640 CLBS, 188946 GATES, PBGA280
QL8150-6PTN280M FPGA, 640 CLBS, 188946 GATES, PBGA280
QL8150-6PUN196C FPGA, 640 CLBS, 188946 GATES, PBGA196
相关代理商/技术参数
参数描述
QL8250 制造商:未知厂家 制造商全称:未知厂家 功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL8250-6PQN208C-5690 制造商:QuickLogic Corporation 功能描述:
QL8250-6PQN208C-5691 制造商:QuickLogic Corporation 功能描述:
QL82SD 制造商:未知厂家 制造商全称:未知厂家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PB516 制造商:未知厂家 制造商全称:未知厂家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps