参数资料
型号: QL8150-6PT280I
厂商: QUICKLOGIC CORP
元件分类: FPGA
英文描述: FPGA, 640 CLBS, 188946 GATES, PBGA280
封装: 0.80 MM PITCH, LFBGA-280
文件页数: 9/96页
文件大小: 1607K
代理商: QL8150-6PT280I
2007 QuickLogic Corporation
Eclipse II Family Data Sheet Rev. Q
17
Figure 14: Power-On Reset
Low Power Mode
Quiescent power consumption of all Eclipse II devices can be reduced significantly by de-activating the charge
pumps inside the architecture. By applying 3.3 V to the VPUMP pin, the internal charge pump is de-
activated—this effectively reduces the static and dynamic power consumption of the device. The Eclipse II
device is fully functional and operational in the Low Power mode. Users who have a 3.3 V supply available in
their system should take advantage of this low power feature by tying the VPUMP pin to 3.3 V. Otherwise, if
a 3.3 V supply is not available, this pin should be tied to ground.
VCC
Power-on
Reset
Q
XXXXXXX
0
相关PDF资料
PDF描述
QL8150-6PT280M FPGA, 640 CLBS, 188946 GATES, PBGA280
QL8150-6PTN280C FPGA, 640 CLBS, 188946 GATES, PBGA280
QL8150-6PTN280I FPGA, 640 CLBS, 188946 GATES, PBGA280
QL8150-6PTN280M FPGA, 640 CLBS, 188946 GATES, PBGA280
QL8150-6PUN196C FPGA, 640 CLBS, 188946 GATES, PBGA196
相关代理商/技术参数
参数描述
QL8250 制造商:未知厂家 制造商全称:未知厂家 功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL8250-6PQN208C-5690 制造商:QuickLogic Corporation 功能描述:
QL8250-6PQN208C-5691 制造商:QuickLogic Corporation 功能描述:
QL82SD 制造商:未知厂家 制造商全称:未知厂家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PB516 制造商:未知厂家 制造商全称:未知厂家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps