收藏本站
参数资料
型号： RTPXA270C0C312
厂商： INTEL CORP
元件分类： 微控制器/微处理器
英文描述： 312 MHz, RISC PROCESSOR, PBGA356
封装： 13 X 13 MM, 1 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, VFBGA-356
文件页数： 117/128页
文件大小： 1560K
代理商： RTPXA270C0C312
Electrical, Mechanical, and Thermal Specification
6-25
Intel PXA270 Processor
AC Timing Specifications
tffSDIS
MD<31:0> read
data input setup
time from
SDCLK<2:0> rise
TBD
—
0.5
—
0.5
—
ns
—
tffSDIH
MD<31:0> read
data input hold time
from SDCLK<2:0>
rise
TBD
—
1.8
—
1.8
—
ns
—
NOTES:
1. SDCLK0 may be configured to be CLK_MEM divided by 1, 2 or 4. SDCLK0 for synchronous flash memory can be at the slowest,
divide-by-4 of the 26-MHz CLK_MEM. The fastest possible SDCLK0 is accomplished by configuring CLK_MEM at 104 MHz and
clearing the MDREFR[K0DB2] or MDREFR[K0DB4] bit fields.
2. SDCLK0 frequency equals CLK_MEM frequency (MDREFR[K0DB4] and MDREFR[K0DB2] bit fields are clear)
3. SDCLK0 frequency equals CLK_MEM/2 frequency (MDREFR[K0DB2] is set and MDREFR[K0DB4] is clear).
4. SDCLK0 frequency equals CLK_MEM/4 frequency (MDREFR[K0DB4] is set).
5. Use SXCNFG[SXCLx] to configure the value for the frequency configuration code (FCC).
6. These numbers are for VCC_MEM = 1.8 V +20% / -5%, VOL = 0.4 V, and VOH = 1.4 V, with each applicable 4-bit field of the
system memory buffer strength registers (BSCN TRP and BSCNTRN) set to TBD (msb:lsb) and each applicable SDCLK0 divide-
by-2 and divide-by-4 register bits (MDREFR[K0DB2] and MDREFR[K0DB4]) clear. If MDREFR[K0DB2 is set, the corresponding
output setup and hold times are increased and decreased, respectively, by 0.25 times the SDCLK0 period.
7. These numbers are for VCC_MEM = 2.5 V +/– 10%, VOL = 0.4 V, and VOH = 2.1 V, with each applicable 4-bit field of the system
memory buffer strength registers (BSCNTRP and BSCNTRN) set to 0b1010 (msb:lsb) and each applicable SDCLK0 divide-by-2
and divide-by-4 register bit (MDREFR[K0DB2] and MDREFR[K0DB4]) clear. If MDREFR[K0DB2 is set, the corresponding output
setup and hold times are increased and decreased, respectively, by 0.25 times the SDCLK0 period.
8. These numbers are for VCC_MEM = 3.3 V +/– 10%, VOL = 0.4 V, and VOH = 2.4 V, with each applicable 4-bit field of the system
memory buffer strength registers (BSCNTRP and BSCNTRN) set to 0b1010 (msb:lsb) and each applicable SDCLK0 divide-by-2
and divide-by-4 register bit (MDREFR[K0DB2] and MDREFR[K0DB4]) clear. If MDREFR[K0DB2 is set, the corresponding output
setup and hold times are increased and decreased, respectively, by 0.25 times the SDCLK0 period.
Table 6-17. Synchronous Flash Read AC Specifications (Sheet 2 of 2)
Symbols
Parameters
MIN
TYP
MAX MIN
TYP
MAX
MIN
TYP
MAX
Units
No
tes
相关PDF资料
PDF描述
RCPXA270C0C520 520 MHz, MICROPROCESSOR, PBGA356
RV5C387A-F 0 TIMER(S), REAL TIME CLOCK, PDSO10
RX-4571LC REAL TIME CLOCK, PDSO12
RX-4571SA REAL TIME CLOCK, PDSO14
RX-4571SA 0 TIMER(S), REAL TIME CLOCK, PDSO14
相关代理商/技术参数
参数描述
RTPXA270C0C416 制造商:Intel 功能描述:MPU PXA270 416MHz 3V/3.3V 356-Pin VFBGA
RTPXA270C0C624 制造商:Intel 功能描述:MPU PXA270 624MHz 3V/3.3V 356-Pin VFBGA
RTPXA270C5C208 S L977 制造商:Marvell 功能描述:Marvell RTPXA270C5C208 S L977 Microprocessors
RTPXA270C5C312 功能描述:IC MPU 32BIT 312MHZ 356-PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘
RTPXA270C5C312 868403 制造商:Marvell 功能描述:
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*