参数资料
型号: SN74V3650-6PEU
厂商: Texas Instruments, Inc.
英文描述: 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
中文描述: 的3.3V的CMOS先入先出存储器
文件页数: 16/50页
文件大小: 729K
代理商: SN74V3650-6PEU
SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690
1024
×
36, 2048
×
36, 4096
×
36, 8192
×
36, 16384
×
36, 32768
×
36
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SCAS668A
NOVEMBER 2001
REVISED MARCH 2003
16
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
From Output
Under Test
30 pF
(see Note B)
510
330
3.3 V
Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load for tCLK = 10 ns, 15 ns
Output Load for tCLK = 6 ns, 7.5 ns
GND to 3.0 V
3 ns (see Note A)
1.5 V
1.5 V
See B
See A and C
AC TEST CONDITIONS
50
1.5 V
ZO = 50
I/O
A. AC TEST LOAD
FOR 6-ns AND 7.5-ns SPEED GRADES
B. OUTPUT LOAD CIRCUIT
FOR 10-ns AND 15-ns SPEED GRADES
0
1
2
3
4
5
6
0
20
40
60
80 100 120 140 160 180 200
Capacitance
pF
C. LUMPED CAPACITIVE LOAD, TYPICAL DERATING
T
C
NOTES: A. For 133-MHz operation, input rise/fall times are 1.5 ns.
B. Includes probe and jig capacitance
Figure 2. Load Circuits
functional description
timing modes: FWFT mode vs standard mode
The SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, and SN74V3690 support two different
timing modes of operation: standard mode or FWFT mode. The mode is selected during master reset by the
state of the FWFT/SI input.
If, at the time of master reset, FWFT/SI is low, standard mode is selected. This mode uses EF to indicate whether
any words are present in the FIFO. It also uses FF to indicate whether the FIFO has any free space for writing.
In standard mode, every word read from the FIFO, including the first word, must be requested using REN and
RCLK.
If, at the time of master reset, FWFT/SI is high, FWFT mode is selected. This mode uses OR to indicate whether
valid data is at the data outputs (Qn). It also uses IR to indicate whether the FIFO has any free space for writing.
In the FWFT mode, the first word written to an empty FIFO goes directly to Qn after three RCLK rising edges;
REN = low is not necessary. Subsequent words must be accessed using REN and RCLK.
Various signals (both input and output) operate differently, depending on which timing mode is in effect.
相关PDF资料
PDF描述
SN74V3660-10PEU 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V3660-15PEU 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V3670-10PEU 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V3670-15PEU 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V3690-15PEU 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
相关代理商/技术参数
参数描述
SN74V3650-7PEU 功能描述:先进先出 2048 x 36 Synch 先进先出 Memory RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装:
SN74V3660-10PEU 功能描述:先进先出 4096 x 36 Synch 先进先出 Memory RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装:
SN74V3660-15PEU 功能描述:先进先出 4096 x 36 Synch 先进先出 Memory RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装:
SN74V3660-6PEU 功能描述:先进先出 4096 x 36 Synch 先进先出 Memory RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装:
SN74V3660-7PEU 功能描述:先进先出 4096 x 36 Synch 先进先出 Memory RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: