- 您现在的位置：买卖IC网 > PDF目录385871 > ST7285C (意法半导体) 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES PDF资料下载
参数资料
| 型号： | ST7285C |
| 厂商： | 意法半导体 |
| 英文描述： | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| 中文描述： | 8位微控制器48,000铁路发展策略光盘，3K内存，ADC，两个定时器，2个SPI，I2C和脊髓损伤接口 |
| 文件页数： | 24/117页 |
| 文件大小： | 748K |
| 代理商： | ST7285C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页
24/117
ST7285C
4 ON-CHIP PERIPHERALS
4.1 I/O PORTS
4.1.1 Introduction
Each I/O Port can contain up to 8 individually pro-
grammable I/Os. The MCU features seven 8-bit
Ports (A, B, C,... G) and one 6-bit-port (H). Each I/
O pin is dedicated to its main functionality, thus re-
ducing and simplifying its programmability.
The current chapter describes the generic I/O
structure used in the MCU.
All I/Os are based on a generic circuit, of which a
block diagram is given inFigure 13. In most cases
the functions are simplified, and several sub-
blocks may be missing (such as, for instance, the
analog switch on ports B to H or pull-up and inter-
rupt logic for most of the I/O ports). Some registers
may also be absent where their functionality is re-
dundant: it is therefore advisable to consult the
Memory Map in section1.3 and the pin description
in section 1.2 for proper use of any particular I/O.
Only ports C4, C5, D4, D5, F0,F1, F2, F3, G3 fea-
ture interrupt capability.
The following sub-section 4.1.2 contains generic
information on ST7 I/O ports. For information spe-
cific to this device, please refer to sub-section
4.1.3.
4.1.2 Generic I/O Features
The I/O ports offer the following generic features:
– inputs with Schmitt trigger
– analog inputs, when connected via internal mul-
tiplexer
– interrupt generation, maskable by software
– EMI compliance thanks to reduced noise radia-
tion due to lowered cross-current in push pull
mode and reduced input susceptibility. This fea-
ture is particularly relevant in RDS applications.
Each generic I/O pin may be individually program-
mable by software as:
– input: no pull-up, no interrupt generation
– input: pull-up, no interrupt generation
– input: pull-up, interrupt generation
– input: pull-down, no interrupt generation
– output: push-pull
– output: open-drain, no pull-up
– output: open-drain, with pull-up
4.1.2.1 Port Registers
Each port may be associated with up to four regis-
ters:
–
DATA REGISTER
(DR)
Address 0000 0000 000x xx00b; always present.
–
DATA DIRECTION REGISTER
(DDR)
Address 0000 0000 000x xx01b; always present.
–
OPTION REGISTER
(OR)
Address 0000 0000 000x xx10b; depending on
I/O dedication.
–
PULL-UP REGISTER
(PUR)
Address 0000 0000 000x xx11b; depending on
I/O dedication.
These are not internal CPU registers and must be
accessed by reading and writing to the relevant
memory locations. Refer toTable 1- Memory Map
for the respective addresses and reset values.
4.1.2.2 Functional Description
Each I/O pin may be programmed independently
as an analog input if the port features analog capa-
bilities, as a digital input or a digital output with var-
ious variants, using the corresponding register
bits.When programmed as a digital input, a pull-up
or a pull-down resistor can, if present, be activated
by software. Only when enabling the pull-up, can
an interrupt function be programmed by software.
When programmed as an output, the I/O pin can
be programmed to operate either in push-pull or in
open-drain mode.
The interrupts generated by a port (active low) are
“ORed” to a single interrupt line that can be routed
to a CPU interrupt.
相关PDF资料 |
PDF描述 |
|---|---|
| ST72T85A5Q6 | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| ST730C08L3 | PHASE CONTROL THYRISTORS |
| ST730C08L3L | PHASE CONTROL THYRISTORS |
| ST730C12L0 | PHASE CONTROL THYRISTORS |
| ST730C12L0L | PHASE CONTROL THYRISTORS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST7-28B56 | 功能描述:电源变压器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率额定值:12 VA 初级电压额定值:115 V / 230 V 次级电压额定值:12 V / 24 V 安装风格:SMD/SMT 一次绕组:Dual Primary Winding 二次绕组:Dual Secondary Winding 长度:2.5 in 宽度:2 in 高度:1.062 in |
| ST72A | 制造商:DGS 功能描述: |
| ST72C104G1B6 | 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST72C104G1M1 | 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER - Bulk |
| ST72C104G1M6 | 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。