参数资料
型号: ST7285C
厂商: 意法半导体
英文描述: 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
中文描述: 8位微控制器48,000铁路发展策略光盘,3K内存,ADC,两个定时器,2个SPI,I2C和脊髓损伤接口
文件页数: 58/117页
文件大小: 748K
代理商: ST7285C
58/117
ST7285C
I
2
C BUS INTERFACE
(Cont’d)
DATA REGISTER (DR)
Address: 002Eh
Reset Value: 00h
Read / Write
In transmitter mode, DR contains the next byte of
data which is to be applied to the shift register. The
byte transmission begins after the DR write by the
microcontroller.
In receiver mode, DR contains the last byte of data
received from the shift register. The next byte re-
ceipt begins after the DR read by the microcontrol-
ler.
OWN ADDRESS REGISTER 1 (OAR1)
Address: 002Ch
Reset Value: 00h
Read / Write
In 7-bit addressing, [ADD7..ADD1] are the ad-
dress of the peripheral.
In 10-bit addressing, [ADD7..ADD0] are the least
significant bits of the address of the peripheral.
OWN ADDRESS REGISTER 2 (OAR2)
Address: 002Dh
Reset Value: 00h
Read / Write
b7-3 = reserved.
b2-1 = [ADDE2..ADDE1] are the most significant
bits of the address of the peripheral in 10-bit ad-
dressing.
In 7-bit addressing, the first byte following the start
condition is the address byte. The least significant
bit is the data direction bit.
In 10-bit addressing, the first two bytes following a
start condition are the address bytes. The first sev-
en bits of the first byte are the combination
11110xx of which the last two bits are the two most
significant bits of the 10-bits addressing; the eighth
bit is the data direction bit. The second byte con-
tains the remaining 8 bits of the 10-bit address.
b0 = reserved.
Various combinations of read/write formats in 10-
bit addressing:
Master-transmitter/Slave-receiver
When a 10-bit address follows a start condition
(S), each Slave compares the first seven bits of
the first byte of the Slave address (11110xx) with
its own address and tests the eighth bit. If the
Slave finds a match, it generates an acknowledge
(A1) and it compares the eight bits of the second
byte (xxxxxxxx) with its own address. If the Slave
finds a match, it generates an acknowledge (A2).
The Slave will remain addressed until it receives a
stop condition or a repeated start condition fol-
lowed by a different Slave address.
Master-receiver/Slave-transmitter
The direction of the transfer is changed after the
second data direction bit. Up to the acknowledge
bit A2, the procedure is the same as the one de-
scribed for a Master-transmitter/Slave-receiver.
After a repeated start condition, the Slave remem-
bers that it was addressed before. Then it com-
pares the seven bits of the first byte (11110XX)
with its own address.
7
0
DR7
DR6
DR5
DR4
DR3
DR2
DR1
DR0
7
0
ADD7
ADD6
ADD5
ADD4
ADD3
ADD2
ADD1
ADD0
7
0
-
-
-
-
-
ADDE2
ADDE1
-
S
Slave_address
1st 7bits
0
A1
Slave_Adress
2nd byte
A2
data
A
S
Slave_adress
1st 7bits
0
A1
Slave_Adress
2nd byte
A2
data
Sr
Slave_adress
1st 7bits
1
A
data
A
相关PDF资料
PDF描述
ST72T85A5Q6 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
ST730C08L3 PHASE CONTROL THYRISTORS
ST730C08L3L PHASE CONTROL THYRISTORS
ST730C12L0 PHASE CONTROL THYRISTORS
ST730C12L0L PHASE CONTROL THYRISTORS
相关代理商/技术参数
参数描述
ST7-28B56 功能描述:电源变压器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率额定值:12 VA 初级电压额定值:115 V / 230 V 次级电压额定值:12 V / 24 V 安装风格:SMD/SMT 一次绕组:Dual Primary Winding 二次绕组:Dual Secondary Winding 长度:2.5 in 宽度:2 in 高度:1.062 in
ST72A 制造商:DGS 功能描述:
ST72C104G1B6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72C104G1M1 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER - Bulk
ST72C104G1M6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT