收藏本站
参数资料
型号： ST7285C
厂商： 意法半导体
英文描述： 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
中文描述： 8位微控制器48,000铁路发展策略光盘，3K内存，ADC，两个定时器，2个SPI，I2C和脊髓损伤接口
文件页数： 51/117页
文件大小： 748K
代理商： ST7285C
51/117
ST7285C
SERIAL PERIPHERAL INTERFACE
(Cont’d)
4.4.8 Serial Peripheral Status Register (SPSR)
Address: see Memory Map
Reset Value: 00h
—
Read Only
The status flags which generate a Serial Peripher-
al Interface (SPI) interrupt may be blocked by the
SPIE control bit in the Serial Peripheral Control
Register. The WCOL bit does not cause an inter-
rupt. The Serial Peripheral Status register bits are
defined as follows:
Bit-7 =
SPIF
Serial Peripheral Data Transfer Flag
The Serial Peripheral Data Transfer Flag bit noti-
fies the user that a data transfer between the de-
vice and an external device has been completed.
With the completion of the data transfer, SPIF is
set, and if SPIE is set, a Serial Peripheral Interrupt
is generated. During the clock cycle SPIF is being
set, a copy of the received data byte in the shift
register is moved to a buffer. When the data regis-
ter is read, it is the buffer that is read. In the event
of an overrun condition, when the Master device
has sent several bytes of data and the Slave de-
vice has not responded to the first SPIF, only the
first byte sent is contained in the receive buffer,
and all other bytes are lost.
Data transfer is initiated by the Master device writ-
ing to its Serial Peripheral Data I/O Register.
Clearing the SPIF bit is accomplished by a soft-
ware sequence which accesses the Serial Periph-
eral Status Register while SPIF is set, followed by
a write or read operation on the Serial Peripheral
Data I/O Register.
In the Master device, while SPIF isset, all writes to
the Serial Peripheral Data I/O Register are inhibit-
ed until the Serial Peripheral Status Register is
read.
In the Slave device, SPIF can be cleared (using a
similar sequence) during a second transmission;
however, it must be cleared before the second
SPIF bit in order to prevent an overrun condition.
The SPIF bit is cleared on Reset.
Bit-6 =
WCOL
Write Collision status bit
The Write Collision Status bit informs the user that
an attempt was made to write to the Serial Periph-
eral Data I/O Register while a data transfer was
taking place with an external device. The transfer
continues uninterrupted, and therefore a write will
be unsuccessful. A ”read collision” cannot occur,
since the received data byte is placed in a buffer in
which access is always synchronous with the
MCU operation. If a ”write collision” occurs, WCOL
is set but no SPI interrupt is generated. The WCOL
bit is a status flag only.
Clearing the WCOL bit is accomplished by a soft-
ware sequence of accessing the Serial Peripheral
Status Register while WCOL is set, followed by:
1) A read of the Serial Peripheral Data I/O Register
prior to the SPIF bit being set, or
2) A read or write of the Serial Peripheral Data I/O
Register after the SPIF bit is set.
A write to the Serial Peripheral Data I/O Register
(SPDR) prior to the SPIF bit being set, will result in
generation of another WCOL status flag. Both the
SPIF and WCOL bits will be cleared in the same
sequence. If a second transfer has started while
trying to clear the (previously set) SPIF and WCOL
bits with a clearing sequence comprising a write to
the Serial Peripheral Data I/O Register, only the
SPIF bit will be cleared.
A collision of a write to the Serial Peripheral Data
I/O Register while an external data transfer is tak-
ing place can occur both in the Master mode and
the Slave mode, although with proper program-
ming the Master device should have sufficient in-
formation to preclude this collision.
Collision in the Master device is defined as a write
of the Serial Peripheral Data I/O Register while the
internal rate clock (SCK) is in the process of trans-
fer. The signal on theSS pin is always at a logic
high level on the Master device.
Collision in a Slave device is defined in two sepa-
rate modes. A problem arises in a Slave device
when the CPHA control bit is reset. When CPHA is
reset, data is latched on the occurence of the first
clock transition. The Slave device does not have
any way of knowing when that transition will occur;
therefore, the Slave device collision occurs when it
attempts to write the Serial Peripheral Data I/O
Register after itsSS pin has been pulled low. If the
CPHA bit is reset, theSS pin on the Slave device
freezes the data in its Serial Peripheral Data I/O
Register and does not allow it to be altered.
The Master device must raise the SS pin of the
Slave device to a logic high level between each
byte it transfers to the Slave device
7
0
SPIF
WCOL
-
MODF
-
-
-
-
相关PDF资料
PDF描述
ST72T85A5Q6 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
ST730C08L3 PHASE CONTROL THYRISTORS
ST730C08L3L PHASE CONTROL THYRISTORS
ST730C12L0 PHASE CONTROL THYRISTORS
ST730C12L0L PHASE CONTROL THYRISTORS
相关代理商/技术参数
参数描述
ST7-28B56 功能描述:电源变压器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率额定值:12 VA 初级电压额定值:115 V / 230 V 次级电压额定值:12 V / 24 V 安装风格:SMD/SMT 一次绕组:Dual Primary Winding 二次绕组:Dual Secondary Winding 长度:2.5 in 宽度:2 in 高度:1.062 in
ST72A 制造商:DGS 功能描述:
ST72C104G1B6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72C104G1M1 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER - Bulk
ST72C104G1M6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*