- 您现在的位置：买卖IC网 > PDF目录17297 > TMDXBDKFP5515 (Texas Instruments)KIT DEV FINGERPRINT C5515 PDF资料下载
参数资料
| 型号： | TMDXBDKFP5515 |
| 厂商： | Texas Instruments |
| 文件页数： | 21/159页 |
| 文件大小： | 0K |
| 描述： | KIT DEV FINGERPRINT C5515 |
| 标准包装： | 1 |
| 传感器类型： | 指纹 |
| 接口： | USB |
| 电源电压： | 5V |
| 嵌入式： | 是，MCU，16 位 |
| 已供物品： | 板，扩展板，线缆，迷你型 DVD，传感器 |
| 已用 IC / 零件： | C5515 |
| 产品目录页面： | 718 (CN2011-ZH PDF) |
| 其它名称： | 296-27452 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页
SPRS645F – AUGUST 2010 – REVISED OCTOBER 2013
2.5.4
EMIF Terminal Functions
Table 2-8. External Memory Interface (EMIF) Terminal Functions
SIGNAL
NAME
NO.
TYPE (1)
(2)
OTHER (3)
(4)
DESCRIPTION
EMIF FUNCTIONAL PINS: ASYNC (NOR, SRAM, and NAND)
Note: When accessing 8-bit Asynchronous memory:
?
?
Connect EM_A[20:0] to memory address pins [22:2]
Connect EM_BA[1:0] to memory address pins [1:0]
For 16-bit Asynchronous memory:
?
?
Connect EM_A[20:0] to memory address pins [21:1]
Connect EM_BA[1] to memory address pin [0]
This pin is multiplexed between EMIF and GPIO. For EMIF, this pin is the EMIF
IPD
external address pin 20.
EM_A[20]/GP[26]
J3
I/O/Z
DV DDEMIF
BH
Mux control via the A20_MODE bit in the EBSR (see Figure 3-3 ).
The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
This pin is multiplexed between EMIF and GPIO. For EMIF, this pin is the EMIF
IPD
external address pin 19.
EM_A[19]/GP[25]
G4
I/O/Z
DV DDEMIF
BH
Mux control via the A19_MODE bit in the EBSR (see Figure 3-3 ).
The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
This pin is multiplexed between EMIF and GPIO. For EMIF, this pin is the EMIF
IPD
external address pin 18.
EM_A[18]/GP[24]
G2
I/O/Z
DV DDEMIF
BH
Mux control via the A18_MODE bit in the EBSR (see Figure 3-3 ).
The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
This pin is multiplexed between EMIF and GPIO. For EMIF, this pin is the EMIF
IPD
external address pin 17.
EM_A[17]/GP[23]
F2
I/O/Z
DV DDEMIF
BH
Mux control via the A17_MODE bit in the EBSR (see Figure 3-3 ).
The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
This pin is multiplexed between EMIF and GPIO. For EMIF, this pin is the EMIF
IPD
external address pin 16.
EM_A[16]/GP[22]
E2
I/O/Z
DV DDEMIF
BH
Mux control via the A16_MODE bit in the EBSR (see Figure 3-3 ).
The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
This pin is multiplexed between EMIF and GPIO. For EMIF, this pin is the EMIF
IPD
external address pin 15.
EM_A[15]/GP[21]
N1
I/O/Z
DV DDEMIF
BH
Mux control via the A15_MODE bit in the EBSR (see Figure 3-3 ).
The IPD resistor on this pin can be enabled or disabled via the PDINHIBR2 register.
EM_A[14]
EM_A[13]
EM_A[12]/(CLE)
EM_A[11]/(ALE)
EM_A[10]
M1
L1
K1
K2
L2
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
DV DDEMIF
BH
DV DDEMIF
BH
DV DDEMIF
BH
DV DDEMIF
BH
DV DDEMIF
BH
This pin is the EMIF external address pin 14.
This pin is the EMIF external address pin 13.
This pin is the EMIF external address pin 12. When interfacing with NAND Flash,
this pin also acts as Command Latch Enable (CLE).
This pin is the EMIF external address pin 11. When interfacing with NAND Flash,
this pin also acts as Address Latch Enable (ALE).
This pin is the EMIF external address pin 10.
(1)
(2)
(3)
(4)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal, BH = Bus Holder
Input pins of type I, I/O, and I/O/Z are required to be driven at all times. To achieve the lowest power, these pins must not be allowed to
float. When they are configured as input or high-impedance state, and not driven to a known state, they may cause an excessive IO-
supply current. Prevent this current by externally terminating it or enabling IPD/IPU, if applicable.
IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external
pullup/pulldown resistors are required, see Section 3.8.1 , Pullup/Pulldown Resistors .
Specifies the operating I/O supply voltage for each signal
Copyright ? 2010–2013, Texas Instruments Incorporated
Product Folder Links: TMS320C5515
Device Overview
21
相关PDF资料 |
PDF描述 |
|---|---|
| RO-2405S | CONV DC/DC 1W SGL 5V OUT SIP4 |
| 37392C | INDUCTOR 3.90UH 10.0A SMD |
| IRS21834SPBF | IC DRIVER HALF-BRIDGE 14-SOIC |
| EEM24DTAD | CONN EDGECARD 48POS R/A .156 SLD |
| IR2110PBF | IC DRIVER HIGH/LOW SIDE 14DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMDXBDKFP5515 | 制造商:Texas Instruments 功能描述:; Silicon Manufacturer:Texas Instruments 制造商:Texas Instruments 功能描述:TMS320C5515, FINGERPRINT SENSOR, DEV KIT |
| TMDXBEVM8148 | 制造商:Texas Instruments 功能描述:BASE EVM + POWER SUPPLY - Boxed Product (Development Kits) 制造商:Texas Instruments 功能描述:EVAL MODULE BASE & PWR SUP 制造商:Texas Instruments 功能描述:Base EVM + Power supply |
| TMDXBEVM8168B | 制造商:Texas Instruments 功能描述:NETRA DDR3 EVM SOLDERED PG1.1 SILICON - Boxed Product (Development Kits) |
| TMDXBEVM8168DDR2B | 制造商:Texas Instruments 功能描述:NETRA DDR2 EVM BETA - Bulk |
| TMDXCNCD28027 | 功能描述:开发板和工具包 - 其他处理器 Control Card RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。