- 您现在的位置：买卖IC网 > PDF目录17297 > TMDXBDKFP5515 (Texas Instruments)KIT DEV FINGERPRINT C5515 PDF资料下载
参数资料
| 型号： | TMDXBDKFP5515 |
| 厂商： | Texas Instruments |
| 文件页数： | 83/159页 |
| 文件大小： | 0K |
| 描述： | KIT DEV FINGERPRINT C5515 |
| 标准包装： | 1 |
| 传感器类型： | 指纹 |
| 接口： | USB |
| 电源电压： | 5V |
| 嵌入式： | 是，MCU，16 位 |
| 已供物品： | 板，扩展板，线缆，迷你型 DVD，传感器 |
| 已用 IC / 零件： | C5515 |
| 产品目录页面： | 718 (CN2011-ZH PDF) |
| 其它名称： | 296-27452 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页当前第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页
SPRS645F – AUGUST 2010 – REVISED OCTOBER 2013
5.7
5.7.1
Reset
The device has two main types of reset: hardware reset and software reset.
Hardware reset is responsible for initializing all key states of the device. It occurs whenever the RESET
pin is asserted or when the internal power-on-reset (POR) circuit deasserts an internal signal called
POWERGOOD. The device's internal POR is a voltage comparator that monitors the DSP_LDOO pin
voltage and generates the internal POWERGOOD signal when the DSP_LDO is enabled externally by the
DSP_LDO_EN pin. POWERGOOD is asserted when the DSP_LDOO voltage is above a minimum
threshold voltage provided by the bandgap. When the DSP_LDO is disabled (DSP_LDO_EN is high), the
internal voltage comparator becomes inactive, and the POWERGOOD signal logic level is immediately set
high. The RESET pin and the POWERGOOD signal are internally combined with a logical AND gate to
produce an (active low) hardware reset (see Figure 5-11 , Power-On Reset Timing Requirements and
There are two types of software reset: the CPU's software reset instruction and the software control of the
peripheral reset signals. For more information on the CPU's software reset instruction, see the
TMS320C55x CPU 3.0 CPU Reference Guide (literature number: SWPU073 ). In all the device
documentation, all references to "reset" refer to hardware reset. Any references to software reset will
explicitly state software reset.
The device RTC has one additional type of reset, a power-on-reset (POR) for the registers in the RTC
core. This POR monitors the voltage of CV DDRTC and resets the RTC registers when power is first applied
to the RTC core.
Power-On Reset (POR) Circuits
The device includes two power-on reset (POR) circuits, one for the RTC (RTC POR) and another for the
rest of the chip (MAIN POR).
5.7.1.1
RTC Power-On Reset (POR)
The RTC POR ensures that the flip-flops in the CV DDRTC power domain have an initial state upon
powerup. In particular, the RTCNOPWR register is reset by this POR and is used to indicate that the RTC
time registers need to be initialized with the current time and date when power is first applied.
5.7.1.2
Main Power-On Reset (POR)
The device includes an analog power-on reset (POR) circuit that keeps the DSP in reset until specific
voltages have reached predetermined levels. When the DSP_LDO is enabled externally by the
DSP_LDO_EN pin, the output of the POR circuit, POWERGOOD, is held low until the following conditions
are satisfied:
?
?
?
LDOI is powered and the bandgap is active for at least approximately 8 ms
VDD_ANA is powered for at least approximately 4 ms
DSP_LDOO is above a threshold of approximately 950 mV (see Note: )
Note: The POR comparator has hysteresis, so the threshold voltage becomes approximately 850 mV after
POWERGOOD signal is set high.
Once these conditions are met, the internal POWERGOOD signal is set high. The POWERGOOD signal
is internally combined with the RESET pin signal, via an AND-gate, to produce the DSP subsystem's
global reset. This global reset is the hardware reset for the whole chip, except the RTC. When the global
reset is deasserted (high), the boot sequence starts. For more detailed information on the boot sequence,
see Section 3.4 , Boot Sequence .
When the DSP_LDO is disabled (DSP_LDO_EN pin = 1), the voltage monitoring on the DSP_LDOO pin is
de-activated and the POWERGOOD signal is immediately set high. The RESET pin will be the sole
source of hardware reset.
Copyright ? 2010–2013, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
Product Folder Links: TMS320C5515
83
相关PDF资料 |
PDF描述 |
|---|---|
| RO-2405S | CONV DC/DC 1W SGL 5V OUT SIP4 |
| 37392C | INDUCTOR 3.90UH 10.0A SMD |
| IRS21834SPBF | IC DRIVER HALF-BRIDGE 14-SOIC |
| EEM24DTAD | CONN EDGECARD 48POS R/A .156 SLD |
| IR2110PBF | IC DRIVER HIGH/LOW SIDE 14DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMDXBDKFP5515 | 制造商:Texas Instruments 功能描述:; Silicon Manufacturer:Texas Instruments 制造商:Texas Instruments 功能描述:TMS320C5515, FINGERPRINT SENSOR, DEV KIT |
| TMDXBEVM8148 | 制造商:Texas Instruments 功能描述:BASE EVM + POWER SUPPLY - Boxed Product (Development Kits) 制造商:Texas Instruments 功能描述:EVAL MODULE BASE & PWR SUP 制造商:Texas Instruments 功能描述:Base EVM + Power supply |
| TMDXBEVM8168B | 制造商:Texas Instruments 功能描述:NETRA DDR3 EVM SOLDERED PG1.1 SILICON - Boxed Product (Development Kits) |
| TMDXBEVM8168DDR2B | 制造商:Texas Instruments 功能描述:NETRA DDR2 EVM BETA - Bulk |
| TMDXCNCD28027 | 功能描述:开发板和工具包 - 其他处理器 Control Card RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。