- 您现在的位置：买卖IC网 > PDF目录17297 > TMDXBDKFP5515 (Texas Instruments)KIT DEV FINGERPRINT C5515 PDF资料下载
参数资料
| 型号： | TMDXBDKFP5515 |
| 厂商： | Texas Instruments |
| 文件页数： | 49/159页 |
| 文件大小： | 0K |
| 描述： | KIT DEV FINGERPRINT C5515 |
| 标准包装： | 1 |
| 传感器类型： | 指纹 |
| 接口： | USB |
| 电源电压： | 5V |
| 嵌入式： | 是，MCU，16 位 |
| 已供物品： | 板，扩展板，线缆，迷你型 DVD，传感器 |
| 已用 IC / 零件： | C5515 |
| 产品目录页面： | 718 (CN2011-ZH PDF) |
| 其它名称： | 296-27452 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页当前第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页
SPRS645F – AUGUST 2010 – REVISED OCTOBER 2013
3.2
Power Considerations
The device provides several means of managing power consumption.
To
?
?
?
minimize power consumption, the device divides its circuits into nine main isolated supply domains:
LDOI (LDOs and Bandgap Power Supply)
Analog POR, SAR, and PLL (V DDA_ANA and V DDA_PLL )
RTC Core (CV DDRTC ) — Note: CV DDRTC must always be powered by an external power source and
none of the on-chip LDOs can be used to power CV DDRTC .
3.2.1
?
?
?
?
?
?
Digital Core (CV DD )
USB Core (USB_ V DD1P3 and USB_V DDA1P3 )
USB PHY and USB PLL (USB_V DDOSC , USB_V DDA3P3 , and USB_V DDPLL )
EMIF I/O (DV DDEMIF )
RTC I/O (DV DDRTC )
Rest of the I/O (DV DDIO )
LDO Configuration
The device includes three Low-Dropout Regulators (LDOs) which can be used to regulate the power
supplies of the analog PLL and SAR ADC/Power Management (ANA_LDO), Digital Core (DSP_LDO), and
USB Core (USB_LDO).
These LDOs are controlled by a combination of pin configuration and register settings. For more detailed
information see the following sections.
3.2.1.1
LDO Inputs
The LDOI pins (B12, F13, F14) provide power to the internal Analog LDO, DSP LDO, USB LDO, the
bandgap reference generator, and some I/O input pins, and can range from 1.8 V to 3.6 V. The bandgap
provides accurate voltage and current references to the POR, LDOs, PLL, and SAR; therefore, for proper
device operation, power must always be applied to the LDOI pins even if the LDO outputs are not used.
3.2.1.2
LDO Outputs
The ANA_LDOO pin (A12) is the output of the internal ANA_LDO and can provide regulated 1.3 V power
of up to 4 mA. The ANA_LDOO pin is intended to be connected, on the board, to the V DDA_ANA and
V DDA_PLL pins to provide a regulated 1.3 V to the 10-bit SAR ADC, Power Management Circuits, and
System PLL. V DDA_ANA and V DDA_PLL may be powered by this LDO output, which is recommended, to take
advantage of the device's power management techniques, or by an external power supply. The ANA_LDO
cannot be disabled individually (see Section 3.2.1.3 , LDO Control ).
The DSP_LDOO pin (E10) is the output of the internal DSP_LDO and provides software-selectable
regulated 1.3 V or regulated 1.05 V power of up to 250 mA. The DSP_LDOO pin is intended to be
connected, on the board, to the CV DD pins. In this configuration, the DSP_LDO_EN pin should be tied to
the board V SS , thus enabling the DSP_LDO. Optionally, the CV DD pins may be powered by an external
power supply; in this configuration the DSP_LDO_EN pin should be tied (high) to LDOI, disabling
DSP_LDO. Th e DSP_LDO_EN also affects how reset is generated to the chip (for more details, see the
DSP_LDO_EN pin description in Table 2-19 , Regulators and Power Management Terminal Functions ).
When the DSP_LDO is disabled, its output pin is in a high-impedance state. Note: DSP_LDO_EN is not
intended to be changed dynamically.
The USB_LDOO pin (F12) is the output of the internal USB_LDO and provides regulated 1.3 V, software-
switchable (on/off) power of up to 25 mA. The USB_LDOO pin is intended to be connected, on the board,
to the USB_V DD1P3 and USB_V DDA1P3 pins to provide power to portions of the USB. Optionally, the
USB_V DD1P3 and USB_V DDA1P3 may be powered by an external power supply and the USB_LDO can be
left disabled. When the USB_LDO is disabled, its output pin is in a high-impedance state.
Copyright ? 2010–2013, Texas Instruments Incorporated
Product Folder Links: TMS320C5515
Device Configuration
49
相关PDF资料 |
PDF描述 |
|---|---|
| RO-2405S | CONV DC/DC 1W SGL 5V OUT SIP4 |
| 37392C | INDUCTOR 3.90UH 10.0A SMD |
| IRS21834SPBF | IC DRIVER HALF-BRIDGE 14-SOIC |
| EEM24DTAD | CONN EDGECARD 48POS R/A .156 SLD |
| IR2110PBF | IC DRIVER HIGH/LOW SIDE 14DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMDXBDKFP5515 | 制造商:Texas Instruments 功能描述:; Silicon Manufacturer:Texas Instruments 制造商:Texas Instruments 功能描述:TMS320C5515, FINGERPRINT SENSOR, DEV KIT |
| TMDXBEVM8148 | 制造商:Texas Instruments 功能描述:BASE EVM + POWER SUPPLY - Boxed Product (Development Kits) 制造商:Texas Instruments 功能描述:EVAL MODULE BASE & PWR SUP 制造商:Texas Instruments 功能描述:Base EVM + Power supply |
| TMDXBEVM8168B | 制造商:Texas Instruments 功能描述:NETRA DDR3 EVM SOLDERED PG1.1 SILICON - Boxed Product (Development Kits) |
| TMDXBEVM8168DDR2B | 制造商:Texas Instruments 功能描述:NETRA DDR2 EVM BETA - Bulk |
| TMDXCNCD28027 | 功能描述:开发板和工具包 - 其他处理器 Control Card RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。