- 您现在的位置：买卖IC网 > PDF目录297613 > TMS320F241PGS (TEXAS INSTRUMENTS INC) 0-BIT, 5 MHz, OTHER DSP, PQFP64 PDF资料下载
参数资料
| 型号： | TMS320F241PGS |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 5 MHz, OTHER DSP, PQFP64 |
| 封装： | PLASTIC, QFP-64 |
| 文件页数： | 44/122页 |
| 文件大小： | 1465K |
| 代理商： | TMS320F241PGS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064D DECEMBER 1997 REVISED FEBRUARY 2006
28
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
digital I/O control registers
Table 9 lists the registers available in the digital I/O module. As with other F243/F241 peripherals, the registers
are memory-mapped to the data space.
Table 9. Addresses of Digital I/O Control Registers
ADDRESS
REGISTER
NAME
7090h
OCRA
I/O mux control register A
7092h
OCRB
I/O mux control register B
7098h
PADATDIR
I/O port A data and direction register
709Ah
PBDATDIR
I/O port B data and direction register
709Ch
PCDATDIR
I/O port C data and direction register
709Eh
PDDATDIR
I/O port D data and direction register
device reset and interrupts
The TMS320x24x software-programmable interrupt structure supports flexible on-chip and external interrupt
configurations to meet real-time interrupt-driven application requirements. The F243/F241 recognizes three types
of interrupt sources:
D Reset (hardware- or software-initiated) is unarbitrated by the CPU and takes immediate priority over any
other executing functions. All maskable interrupts are disabled until the reset service routine enables them.
The F243/F241 devices have two sources of reset: an external reset pin and a watchdog timer timeout
(reset).
D Hardware-generated interrupts are requested by external pins or by on-chip peripherals. There are two
types:
External interrupts are generated by one of four external pins corresponding to the interrupts XINT1,
XINT2, PDPINT, and NMI. The first three can be masked both by dedicated enable bits and by the CPU’s
interrupt mask register (IMR), which can mask each maskable interrupt line at the DSP core. NMI, which
is not maskable, takes priority over peripheral interrupts and software-generated interrupts. It can be
locked out only by an already executing NMI or a reset.
Peripheral interrupts are initiated internally by these on-chip peripheral modules: the event manager,
SPI, SCI, WD, CAN, and ADC. They can be masked both by enable bits for each event in each peripheral
and by the CPU’s IMR, which can mask each maskable interrupt line at the DSP core.
D Software-generated interrupts for the F243/F241 devices include:
The INTR instruction. This instruction allows initialization of any F243/F241 interrupt with software. Its
operand indicates the interrupt vector location to which the CPU branches. This instruction globally
disables maskable interrupts (sets the INTM bit to 1).
The NMI instruction. This instruction forces a branch to interrupt vector location 24h, the same location
used for the nonmaskable hardware interrupt NMI. NMI can be initiated by driving the NMI pin low or by
executing an NMI instruction. This instruction globally disables maskable interrupts.
The TRAP instruction. This instruction forces the CPU to branch to interrupt vector location 22h. The
TRAP instruction does not disable maskable interrupts (INTM is not set to 1); therefore, when the CPU
branches to the interrupt service routine, that routine can be interrupted by the maskable hardware
interrupts.
An emulator trap. This interrupt can be generated with either an INTR instruction or a TRAP instruction.
相关PDF资料 |
PDF描述 |
|---|---|
| TMS34020GBL32 | GRAPHICS PROCESSOR, CPGA145 |
| TMS34020PCML32 | GRAPHICS PROCESSOR, PQFP144 |
| TMS47C1024-30FML | 128K X 8 MASK PROM, 300 ns, PQCC32 |
| TN3041PM | 10 MHz - 300 MHz RF/MICROWAVE WIDE BAND MEDIUM POWER AMPLIFIER |
| TN5352 | 10 MHz - 300 MHz RF/MICROWAVE WIDE BAND LOW POWER AMPLIFIER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMS320F243PGE | 功能描述:数字信号处理器和控制器 - DSP, DSC 16B 5V fixed point DSP w/ Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320F243PGEA | 功能描述:数字信号处理器和控制器 - DSP, DSC 16B 5V fixed point DSP w/ Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320F28015PZA | 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit DSC w/ 32KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320F28015PZA | 制造商:Texas Instruments 功能描述:IC DSP 32-BIT CMOS QFP 100PIN PLAS |
| TMS320F28015PZQ | 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit DSC w/ 32KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。