- 您现在的位置：买卖IC网 > PDF目录297613 > TMS320F241PGS (TEXAS INSTRUMENTS INC) 0-BIT, 5 MHz, OTHER DSP, PQFP64 PDF资料下载
参数资料
| 型号： | TMS320F241PGS |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 5 MHz, OTHER DSP, PQFP64 |
| 封装： | PLASTIC, QFP-64 |
| 文件页数： | 66/122页 |
| 文件大小： | 1465K |
| 代理商： | TMS320F241PGS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页当前第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064D DECEMBER 1997 REVISED FEBRUARY 2006
48
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
peripherals
The integrated peripherals of the TMS320x24x are described in the following subsections:
D External memory interface (F243 only)
D Event-manager (EV2) module
D Analog-to-digital converter (ADC) module
D Serial peripheral interface (SPI) module
D Serial communications interface (SCI) module
D Controller area network (CAN) module
D Watchdog (WD) timer module
external memory interface (F243 only)
The TMS320F243 can address up to 64K
× 16 words of memory (or registers) in each of the program, data,
and I/ O spaces. On-chip memory, when enabled, occupies some of this off-chip range. In data space, the high
32K words can be mapped dynamically either locally or globally using the global memory allocation register
(GREG) as described in the TMS320C241/C242/C243 DSP Controllers CPU, System, Instruction Set, and
Peripherals Reference Guide (literature number SPRU276). Access to a data-memory location, that is mapped
as global, asserts the BR pin low.
The CPU of the TMS320F243 schedules a program fetch, data read, and data write on the same machine cycle.
This is because from on-chip memory, the CPU can execute all three of these operations in the same cycle.
However, the external interface multiplexes the internal buses to one address and one data bus. The external
interface sequences these operations to complete first the data write, then the data read, and finally the program
read.
The F243 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces
provide interface to memory and I/O, thereby maximizing system throughput. The full 16-bit address and data
bus, along with the PS, DS, and IS space-select signals, allow addressing of 64K 16-bit words in program, data,
and I/O space. Since on-chip peripheral registers occupy positions of data-memory space, the externally
addressable data-memory space is 32K 16-bit words.
I/O design is simplified by having I/O treated the same way as memory. I/O devices are accessed in the I/O
address space using the processor’s external address and data buses in the same manner as memory-mapped
devices.
The F243 external parallel interface provides various control signals to facilitate interfacing to the device. The
R/W output signal is provided to indicate whether the current cycle is a read or a write. The STRB output signal
provides a timing reference for all external cycles. For convenience, the device also provides the RD and the
WE output signals, which indicate a read and a write cycle, respectively, along with timing information for those
cycles. The availability of these signals minimizes external gating necessary for interfacing external devices to
the F243.
The bus request (BR) signal is used in conjunction with other F243 interface signals to arbitrate external global
memory accesses. Global memory is external data memory space in which the BR signal is asserted at the
beginning of the access. When an external global memory device receives the bus request, it responds by
asserting the READY signal after the global memory access is arbitrated and the global access is completed.
The TMS320F243 supports zero-wait-state reads on the external interface. However, to avoid bus conflicts,
writes take two cycles. This allows the TMS320F243 to buffer the transition of the data bus from input to output
(or output to input) by a half cycle. In most systems, TMS320F243 ratio of reads to writes is significantly large
to minimize the overhead of the extra cycle on writes.
相关PDF资料 |
PDF描述 |
|---|---|
| TMS34020GBL32 | GRAPHICS PROCESSOR, CPGA145 |
| TMS34020PCML32 | GRAPHICS PROCESSOR, PQFP144 |
| TMS47C1024-30FML | 128K X 8 MASK PROM, 300 ns, PQCC32 |
| TN3041PM | 10 MHz - 300 MHz RF/MICROWAVE WIDE BAND MEDIUM POWER AMPLIFIER |
| TN5352 | 10 MHz - 300 MHz RF/MICROWAVE WIDE BAND LOW POWER AMPLIFIER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMS320F243PGE | 功能描述:数字信号处理器和控制器 - DSP, DSC 16B 5V fixed point DSP w/ Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320F243PGEA | 功能描述:数字信号处理器和控制器 - DSP, DSC 16B 5V fixed point DSP w/ Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320F28015PZA | 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit DSC w/ 32KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320F28015PZA | 制造商:Texas Instruments 功能描述:IC DSP 32-BIT CMOS QFP 100PIN PLAS |
| TMS320F28015PZQ | 功能描述:数字信号处理器和控制器 - DSP, DSC 32-Bit DSC w/ 32KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。