- 您现在的位置：买卖IC网 > PDF目录16115 > TS-MAC-SC-UT4 (Lattice Semiconductor Corporation)SITE LICENSE ETH MAC TRI SC/SCM PDF资料下载
参数资料
| 型号： | TS-MAC-SC-UT4 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 14/66页 |
| 文件大小： | 0K |
| 描述： | SITE LICENSE ETH MAC TRI SC/SCM |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | TSMACSCUT4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
Lattice Semiconductor
Core Signal Descriptions
Table 2-1. TSMAC IP Core Input and Output Signals
Functional Description
Port Name
Type
Active State
Description
Clocks and Reset/Other
Receive MAC Application Interface Clock. This clock is used by the
client application and MAC. All outputs driven by the Rx MAC on the cli-
ent side are synchronous to this clock. This clock’s frequency is 125,12.5
rxmac_clk
Input
N/A
or 1.25 MHz depending on the mode 1G/100/10 respectively.
Note: this clock can be viewed as a “byte” clock, since all Rx MAC bytes
are aligned with this clock. This clock is derived from the system G/MII
rx_clk. Always 125 MHz in Easy Connect mode.
Transmit MAC Application Interface Clock . This clock is used by the
client application and MAC. All inputs to the Tx MAC on the client side
should be synchronous to this clock. This clock’s frequency is 125,12.5
txmac_clk
Input
N/A
or 1.25 MHz depending on the mode 1G/100/10 respectively.
Note: this clock can be viewed as a “byte” clock, since all Tx MAC bytes
should be aligned with this clock. This clock is derived from the system
sys_clk or tx_clk. (1G or 10/100 respectively). Always 125 MHz in Easy
Connect mode.
hclk
mdc
Input
Input
N/A
N/A
Host Clock . This is the Host Bus clock, and is used to clock the Host
Bus interface.
Management Data Clock . This clock is used only when the Manage-
ment Interface module is implemented.
Reset . This is an active low asynchronous signal that resets the internal
reset_n
Input
Low
registers and internal logic. When activated, the I/O signals are driven to
their inactive levels.
Tx Clock Enable . This input signal is a clock enable used only in the
SGMII Easy Connect option. The SGMII_PCS IP core drives this signal.
txmac_clk_en
Input
N/A
The clock enable is always high for 1G operation. For 100 Mbps opera-
tion the clock enable is asserted high once every ten (125MHz) clocks,
and for 10 Mbps operation the clock enable is asserted high once every
hundred (125MHz) clocks.
Rx Clock Enable . This input signal is a clock enable used only in the
SGMII Easy Connect option. The SGMII_PCS IP core drives this signal.
rxmac_clk_en
Input
N/A
The clock enable is always high for 1G operation. For 100 Mbps opera-
tion the clock enable is asserted high once every ten (125MHz) clocks,
and for 10 Mbps operation the clock enable is asserted high once every
hundred (125MHz) clocks.
CPU Interface 1G Mode Enabled Indication . This signal, when high, is
cpu_if_gbit_en
Output
High
an indication from the CPU interface that the 1G mode is enabled. This
signal reflects the state of bit 0 of the MAC mode register.
Host Interface
hcs_n
haddr[7:0]
hdatain[7:0]
hwrite_n
hread_n
Input
Input
Input
Input
Input
Low
N/A
N/A
Low
Low
Chip Select . This is an active low signal used to select the core for reg-
ister Read/Write operations.
Address . This selects one of the internal core registers.
Data Bus Input . The CPU writes to the internal registers through the
data bus.
Host Write . This active low signal is used to write data to the selected
register.
Host Read . This active low signal is used to read data from the selected
register.
Ready . This is an active low signal used to indicate the end of transfer.
hready_n
Output
Low
For write operations, hready_n is asserted after data is accepted (writ-
ten). For read operations hready_n is asserted after data on the
hdataout bus is ready to be driven out.
IPUG51_03.0, December 2010
14
Tri-Speed Ethernet MAC User’s Guide
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J0T-EZ-F4 | CONVERTER MOD DC/DC 6.5V 25W |
| M3CGK-2620K | IDC CABLE - MKC26K/MC26F/MCS26K |
| TS-MAC-PM-UT4 | SITE LICENSE ETH MAC TRI ECP2M |
| VI-J0T-EZ-F2 | CONVERTER MOD DC/DC 6.5V 25W |
| TS-MAC-P2-UT4 | SITE LICENSE ETH MAC TRI ECP2 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSMACX2U2 | 功能描述:以太网模块 TriSpd Ethernet MAC RoHS:否 制造商:Lantronix 产品:Device Servers 数据速率:300 bps to 921.6 kbps, 10 Mbps, 100 Mbps 接口类型:Ethernet, Serial 工作电源电压:5 V to 15 V 工作电源电流:133 mA to 400 mA 最大工作温度:+ 70 C |
| TS-MAC-X2-U3 | 功能描述:开发软件 Ethernet MAC TriSPD RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-X2-U4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-X2-UT4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TSMACXMU2 | 功能描述:以太网模块 TriSpd Ethernet MAC RoHS:否 制造商:Lantronix 产品:Device Servers 数据速率:300 bps to 921.6 kbps, 10 Mbps, 100 Mbps 接口类型:Ethernet, Serial 工作电源电压:5 V to 15 V 工作电源电流:133 mA to 400 mA 最大工作温度:+ 70 C |
发布紧急采购，3分钟左右您将得到回复。