- 您现在的位置：买卖IC网 > PDF目录16115 > TS-MAC-SC-UT4 (Lattice Semiconductor Corporation)SITE LICENSE ETH MAC TRI SC/SCM PDF资料下载
参数资料
| 型号： | TS-MAC-SC-UT4 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 22/66页 |
| 文件大小： | 0K |
| 描述： | SITE LICENSE ETH MAC TRI SC/SCM |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | TSMACSCUT4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
Lattice Semiconductor
Table 2-3. Receive Statistics Vector Descriptions
Functional Description
Bit
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15:0
Description
Long Frame . This bit is set when a frame longer than specified in the MAX_PKT_SIZE register is received.
Short Frame . This bit is set when a frame shorter than 64 bytes is received.
IPG Violation . This bit is set when a frame is received before the IPG timer runs out (96 bit times).
Not Used . This bit always returns a zero.
Carrier Event Previously Seen . When asserted, indicates that a carrier event was detected since the last
frame.
Packet Ignored . When set, this bit indicates the incoming packet is to be ignored.
CRC Error . This bit is set when a frame is received with an error in the CRC field.
Length Check Error . This bit is set if the number of data bytes in the incoming frame do not match the value in
the length field of the frame.
Receive OK . This bit is set if the frame is received without any error.
Multicast Address . This bit is set to indicate the received frame contains a Multicast Address.
Broadcast Address . This bit is set to indicate the received frame contains a Broadcast Address.
Dribble Nibble . This bit is set when only four bits of the data presented on the RS interface are valid.
Unsupported Opcode . This bit is set if the received control frame has an unsupported opcode. In this version of
the IP, only the opcode for PAUSE frame is supported.
Control Frame . This bit is set to indicate that a Control frame was received.
PAUSE Frame . This bit is set when the received Control frame contains a valid PAUSE opcode.
VLAN Tag Detected . This bit is set when the TSMAC IP core receives a VLAN Tagged frame.
Frame Byte Count . This bus contains the length of the frame that was received. The frame length includes the
DA, SA, L/T, TAG, DATA, PAD and FCS fields.
Transmit MAC (Tx MAC)
The Tx MAC is responsible for controlling access to the physical medium. The Tx MAC reads data from an external
Tx FIFO when the FIFO is not empty and it detects an active tx_fifoavail. The Tx MAC then formats this data into an
Ethernet packet and passes it to the G/MII module.
The Tx MAC is disabled while Tx_en is low (Bit_3 of the MODE register) and should only be enabled after the asso-
ciated registers are properly initialized. Once enabled, the Tx MAC will continuously monitor the FIFO interface for
an indication that frame(s) are ready to be transmitted. In the 1G mode, Tx MAC and the Tx FIFO interface opera-
tions are synchronous to txmac_clk derived from sys_clk. In the 10/100 mode, the Tx MAC is clocked by txmac_clk
(derived from the tx_clk supplied from the PHY device). The Tx FIFO interface signals are always synchronous to
txmac_clk.
In 10/100 mode, the Tx MAC can be configured to operate in the half-duplex or full-duplex mode. This is done by
writing to bit[5] of the TX_RX_CTL register. In full-duplex operation, it is possible for the receiver’s buffer to fill up
rapidly. In such cases, the receiver sends flow control (PAUSE) frames to the transmitter, requesting that it stop
transmitting frames. When the receiver is able to free the buffers, the transmitter completes transmitting the current
frame and stops for the duration specified in the PAUSE frame.
Transmitting Frames
By default, the Transmit MAC is configured to generate the FCS pattern for the frame to be transmitted. However,
this can be prevented by setting bit[2] of the Tx_RX_CTL register. This feature is useful if the frames being pre-
sented for transmission already contain the FCS field. When FCS field generation by the MAC is disabled, it is the
user’s responsibility to ensure that short frames are properly padded before the FCS is generated. If the MAC
receives a frame shorter than 64 bytes when FCS generation is disabled, the frame is sent as is and a statistic vec-
tor for the condition is generated.
IPUG51_03.0, December 2010
22
Tri-Speed Ethernet MAC User’s Guide
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J0T-EZ-F4 | CONVERTER MOD DC/DC 6.5V 25W |
| M3CGK-2620K | IDC CABLE - MKC26K/MC26F/MCS26K |
| TS-MAC-PM-UT4 | SITE LICENSE ETH MAC TRI ECP2M |
| VI-J0T-EZ-F2 | CONVERTER MOD DC/DC 6.5V 25W |
| TS-MAC-P2-UT4 | SITE LICENSE ETH MAC TRI ECP2 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSMACX2U2 | 功能描述:以太网模块 TriSpd Ethernet MAC RoHS:否 制造商:Lantronix 产品:Device Servers 数据速率:300 bps to 921.6 kbps, 10 Mbps, 100 Mbps 接口类型:Ethernet, Serial 工作电源电压:5 V to 15 V 工作电源电流:133 mA to 400 mA 最大工作温度:+ 70 C |
| TS-MAC-X2-U3 | 功能描述:开发软件 Ethernet MAC TriSPD RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-X2-U4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-X2-UT4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TSMACXMU2 | 功能描述:以太网模块 TriSpd Ethernet MAC RoHS:否 制造商:Lantronix 产品:Device Servers 数据速率:300 bps to 921.6 kbps, 10 Mbps, 100 Mbps 接口类型:Ethernet, Serial 工作电源电压:5 V to 15 V 工作电源电流:133 mA to 400 mA 最大工作温度:+ 70 C |
发布紧急采购，3分钟左右您将得到回复。