- 您现在的位置：买卖IC网 > PDF目录16115 > TS-MAC-SC-UT4 (Lattice Semiconductor Corporation)SITE LICENSE ETH MAC TRI SC/SCM PDF资料下载
参数资料
| 型号： | TS-MAC-SC-UT4 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 16/66页 |
| 文件大小： | 0K |
| 描述： | SITE LICENSE ETH MAC TRI SC/SCM |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | TSMACSCUT4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
Lattice Semiconductor
Table 2-1. TSMAC IP Core Input and Output Signals
Functional Description
Port Name
Type
Active State
Description
Transmit Statistics Vector . This bus includes useful information about
the frame that was just transmitted. The corresponding bit locations of
this bus are defined as follows:
? tx_statvec[0] - UNICAST frame
? tx_statvec[1] - Multicast frame
? tx_statvec[2] - BROACAST frame
? tx_statvec[3] - Bad FCS frame
? tx_statvec[4] - JUMBO frame
? tx_statvec[5] - FIFO under-run
tx_statvec[30:0]
Output
N/A
? tx_statvec[6] - PAUSE frame
? tx_statvec[7] - VLAN tagged frame
? tx_statvec[21:8] - Number of bytes in the transmitted frame
? tx_statvec[22] - Deferred transmission
? tx_statvec[23] - Excessive deferred transmission
? tx_statvec[24] - Late collision
? tx_statvec[25] - Excessive collision
? tx_statvec[29:26] - Number of early collisions
? tx_statvec[30] - FCS generation is disabled and a short frame was
transmitted
tx_done
Output
High
Transmit Done . This signal is asserted for one clock cycle after trans-
mitting a frame if no errors were present in transmission.
Discard Frame . This signal is asserted at the end of a frame transmit
process if the TSMAC IP core detected an error. The possible conditions
are:
tx_discfrm
Output
High
? A FIFO under-run
? Late collision (10/100 Mode only)
? Excessive Collisions (10/100 Mode only)
The user application normally moves the pointer to next frame in these
conditions.
Management Interface Signals
mdi
mdo
mdio_en
Input
Output
Output
High
High
High
Management Data Input . Used to transfer information from the PHY to
the management module.
Management Data Output . Used to transmit information from the man-
agement module to the PHY.
Management Data Out Enable . Asserted whenever mdo is valid. This
may be used to implement a bi-directional signal for mdi and mdo .
G/MII Signals
txd_pos[7:4] - Transmit Data Sent to the PHY Chip - High nibble. In
1G mode, these bits are used as the GMII txd[7:4] bits after they are
pipelined outside the core through some I/O flip-flops clocked at 125
MHz (txmac_clk). These bits are not used in the 10/100 mode. See
Figure 2-6 .
txd_pos[3:0], txd_neg[3:0] - Transmit Data Sent to the PHY Chip -
Low nibble. In both 1G mode and 10/100 mode, both the txd_pos[3:0]
txd_pos[7:0] 1
txd_neg[3:0] 1
txd[7:0] 2
Output
High
and txd_neg[3:0] bits are used to generate the G/MII txd[3:0] bits after
they are muxed outside the core through some I/O DDR cells. Note in
the 1G mode, txd_pos[3:0] and txd_neg[3:0] will always have the same
value, whereas in the 10/100 mode, the txd_pos[3:0] will have the high
nibble of the byte transmitted and txd_neg[3:0] will have the low nibble.
In the 1G mode, the txmac_clk rate is 125 MHz and in the 10/100 mode,
the clock rate is 1.25 MHz and 12.5 MHz respectively. See Figure 2-6 .
txd[7:0] - Transmit Data Sent to the PHY Interface. These GMII Tx data
outputs go to the SGMII_PCS IP core (SGMII Easy Connect option) or to
the 1G GMII PHY interface (Gigabit interface option). See Figure 2-7 and
IPUG51_03.0, December 2010
16
Tri-Speed Ethernet MAC User’s Guide
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J0T-EZ-F4 | CONVERTER MOD DC/DC 6.5V 25W |
| M3CGK-2620K | IDC CABLE - MKC26K/MC26F/MCS26K |
| TS-MAC-PM-UT4 | SITE LICENSE ETH MAC TRI ECP2M |
| VI-J0T-EZ-F2 | CONVERTER MOD DC/DC 6.5V 25W |
| TS-MAC-P2-UT4 | SITE LICENSE ETH MAC TRI ECP2 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSMACX2U2 | 功能描述:以太网模块 TriSpd Ethernet MAC RoHS:否 制造商:Lantronix 产品:Device Servers 数据速率:300 bps to 921.6 kbps, 10 Mbps, 100 Mbps 接口类型:Ethernet, Serial 工作电源电压:5 V to 15 V 工作电源电流:133 mA to 400 mA 最大工作温度:+ 70 C |
| TS-MAC-X2-U3 | 功能描述:开发软件 Ethernet MAC TriSPD RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-X2-U4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-X2-UT4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TSMACXMU2 | 功能描述:以太网模块 TriSpd Ethernet MAC RoHS:否 制造商:Lantronix 产品:Device Servers 数据速率:300 bps to 921.6 kbps, 10 Mbps, 100 Mbps 接口类型:Ethernet, Serial 工作电源电压:5 V to 15 V 工作电源电流:133 mA to 400 mA 最大工作温度:+ 70 C |
发布紧急采购，3分钟左右您将得到回复。