- 您现在的位置：买卖IC网 > PDF目录16115 > TS-MAC-SC-UT4 (Lattice Semiconductor Corporation)SITE LICENSE ETH MAC TRI SC/SCM PDF资料下载
参数资料
| 型号： | TS-MAC-SC-UT4 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 44/66页 |
| 文件大小： | 0K |
| 描述： | SITE LICENSE ETH MAC TRI SC/SCM |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | TSMACSCUT4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
Lattice Semiconductor
IP Core Generation and Evaluation
Running Functional Simulation
Simulation support for the TSMAC IP core is provided for Aldec Active-HDL (Verilog and VHDL) simulator, Mentor
Graphics ModelSim (Verilog only) simulator, and Cadence NC-Verilog (Linux only) simulator.
The functional simulation includes a configuration-specific behavioral model of the TSMAC IP core, which is instan-
tiated in an FPGA top level along with some test logic (MAC client side FIFO loop back logic, PLLs, and registers
with Read/Write Interface). This FPGA top, which is referred to as the Test Application Design, is instantiated in an
evaluation test bench that configures FPGA test logic registers and TSMAC IP core registers. The test bench also
sources Ethernet packets to the Test Application, and monitors packets from Test Application.
More information on the simulation and the Test Application Design can be found in “Application Support” on
The generated IP core package includes the configuration-specific behavior model (<username>_beh.v) for func-
tional simulation in the “Project Path” root directory. Lattice does not provide a test bench for evaluating this IP core
in isolation. However, a functional simulation capability is provided in which <username>_beh.v is instantiated in
the Test Application Design described in Application Support section of this document.
The simulation script supporting ModelSim evaluation simulation is provided in ?
\< project_dir >\ts_mac_eval\< username >\sim\modelsim .
The simulation script supporting Aldec evaluation simulation is provided in ?
\< project_dir >\ts_mac_eval\< username >\sim\aldec.
The Test Application Design is instantiated in a test-bench provided in ?
\< project_dir >\ts_mac_eval\testbench .
Both ModelSim and Aldec simulation is supported via test bench files provided in ?
\< project_dir >\ts_mac_eval\testbench . Models required for simulation are provided in the corresponding
\models folder.
Users may run the Aldec evaluation simulation by doing the following:
1. Open Active-HDL.
2. Under the Tools tab, select Execute Macro .
3. Browse to folder ?
\< project_dir >\ts_mac_eval\< username >\sim\aldec and execute one of the “do” scripts shown.
Users may run the ModelSim evaluation simulation by doing the following:
1. Open ModelSim.
2. Under the File tab, select Change Directory and choose the folder ?
< project_dir >\ts_mac_eval\< username >\sim\modelsim .
3. Under the Tools tab, select Execute Macro and execute the ModelSim “do” script shown.
Note: When the simulation completes, a pop-up window will appear asking “Are you sure you want to finish?”
Answer “No” to analyze the results (answering “Yes” closes ModelSim).
Synthesizing and Implementing the Core in a Top-Level Design
Synthesis support for the TSMAC IP core is provided for Mentor Graphics Precision or Synopsys Synplify. The
TSMAC IP core itself is synthesized and is provided in NGO format when the core is generated in IPexpress. Users
may synthesize the core in their own top-level design by instantiating the core in their top-level as described previ-
ously and then synthesizing the entire design with either Synplify or Precision RTL Synthesis.
IPUG51_03.0, December 2010
44
Tri-Speed Ethernet MAC User’s Guide
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J0T-EZ-F4 | CONVERTER MOD DC/DC 6.5V 25W |
| M3CGK-2620K | IDC CABLE - MKC26K/MC26F/MCS26K |
| TS-MAC-PM-UT4 | SITE LICENSE ETH MAC TRI ECP2M |
| VI-J0T-EZ-F2 | CONVERTER MOD DC/DC 6.5V 25W |
| TS-MAC-P2-UT4 | SITE LICENSE ETH MAC TRI ECP2 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSMACX2U2 | 功能描述:以太网模块 TriSpd Ethernet MAC RoHS:否 制造商:Lantronix 产品:Device Servers 数据速率:300 bps to 921.6 kbps, 10 Mbps, 100 Mbps 接口类型:Ethernet, Serial 工作电源电压:5 V to 15 V 工作电源电流:133 mA to 400 mA 最大工作温度:+ 70 C |
| TS-MAC-X2-U3 | 功能描述:开发软件 Ethernet MAC TriSPD RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-X2-U4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-X2-UT4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TSMACXMU2 | 功能描述:以太网模块 TriSpd Ethernet MAC RoHS:否 制造商:Lantronix 产品:Device Servers 数据速率:300 bps to 921.6 kbps, 10 Mbps, 100 Mbps 接口类型:Ethernet, Serial 工作电源电压:5 V to 15 V 工作电源电流:133 mA to 400 mA 最大工作温度:+ 70 C |
发布紧急采购，3分钟左右您将得到回复。