- 您现在的位置：买卖IC网 > PDF目录297706 > V58C2256324SAH-40 (PROMOS TECHNOLOGIES INC) 8M X 32 DDR DRAM, 0.6 ns, PBGA144 PDF资料下载
参数资料
| 型号： | V58C2256324SAH-40 |
| 厂商： | PROMOS TECHNOLOGIES INC |
| 元件分类： | DRAM |
| 英文描述： | 8M X 32 DDR DRAM, 0.6 ns, PBGA144 |
| 封装： | LEAD FREE, BGA-144 |
| 文件页数： | 32/37页 |
| 文件大小： | 557K |
| 代理商： | V58C2256324SAH-40 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页
4
V58C2256324SA Rev. 1.0 November 2003
ProMOS TECHNOLOGIES
V58C2256324SA
Signal Pin Description
Pin
Type
Signal
Polarity
Function
CLK
Input
Pulse
Positive
Edge
The system clock input. All inputs except DQs and DMs are sampled on the rising edge
of CLK.
CKE
Input
Level
Active High Activates the CLK signal when high and deactivates the CLK signal when low, thereby
initiates either the Power Down mode, Suspend mode, or the Self Refresh mode.
CS
Input
Pulse
Active Low CS enables the command decoder when low and disables the command decoder when
high. When the command decoder is disabled, new commands are ignored but previous
operations continue.
RAS, CAS
WE
Input
Pulse
Active Low When sampled at the positive rising edge of the clock, CAS, RAS, and WE define the
command to be executed by the SDRAM.
DQS
Input/
Output
Pulse
Active High Active on both edges for data input and output.
Center aligned to input data
Edge aligned to output data
A0 - A11
Input
Level
—
During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11)
when sampled at the rising clock edge.
During a Read or Write command cycle, A0-A7, A9 defines the column address (CA0-
CA7, CA9) when sampled at the rising clock edge.
In addition to the column address, A8 is used to invoke autoprecharge operation at the
end of the burst read or write cycle. If A8 is high, autoprecharge is selected and BA0, BA1
defines the bank to be precharged. If A8 is low, autoprecharge is disabled.
During a Precharge command cycle, A8(=AP) is used in conjunction with BA0 and BA1
to control which bank(s) to precharge. If A8 is high, all four banks will be precharged
simultaneously regardless of state of BA0 and BA1.
BA0,
BA1
Input
Level
—
Selects which bank is to be active.
DQS0-
DQS3
Input/
Output
Level
—
Data Input/Output are synchronous withboth edges of the DQS. DQS0 for DQ0-DQ7,
DQS1 for DQ8-DQ15, DQS2 for DQ16-DQ23 and DQS3 for DQ24-DQ31.
DM0-DM3
Input
Pulse
Active High In Write mode, DM has a latency of zero and operates as a word mask by allowing input
data to be written if it is low but blocks the write operation if is high.
VDD, VSS
Supply
Power and ground for the input buffers and the core logic.
VDDQ
VSSQ
Supply
—
Isolated power supply and ground for the output buffers to provide improved noise
immunity.
VREF
Input
Level
—
SSTL Reference Voltage for Inputs
相关PDF资料 |
PDF描述 |
|---|---|
| V59C1512404QBLF3I | 128M X 4 DDR DRAM, 0.45 ns, PBGA60 |
| V5A010CB3H | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.6A, 125VDC, 4.4mm, PANEL MOUNT |
| V5B010FB3 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 2.3mm, PANEL MOUNT |
| V5B030CB3H | SNAP ACTING/LIMIT SWITCH, SPST, MOMENTARY, 0.6A, 125VDC, 4.4mm, PANEL MOUNT |
| V5B110SB | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 2.4mm, PANEL MOUNT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| V58C2256404S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM |
| V58C2256804S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM |
| V58C2256804SAT-5 | 制造商:Mosel Vitelic Corporation 功能描述:SDRAM, DDR, 32M x 8, 66 Pin, Plastic, TSSOP |
| V58C265164S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:64 Mbit DDR SDRAM 2.5 VOLT 4M X 16 |
| V58C265404S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 16M X 4 DDR SDRAM 4 BANKS X 4Mbit X 4 |
发布紧急采购，3分钟左右您将得到回复。