- 您现在的位置：买卖IC网 > PDF目录202140 > W949D2CBJX5E (WINBOND ELECTRONICS CORP) 16M X 32 DDR DRAM, 5 ns, PBGA90 PDF资料下载
参数资料
| 型号： | W949D2CBJX5E |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 16M X 32 DDR DRAM, 5 ns, PBGA90 |
| 封装： | 8 X 13 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-90 |
| 文件页数： | 14/60页 |
| 文件大小： | 1160K |
| 代理商： | W949D2CBJX5E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
W949D6CB / W949D2CB
512Mb Mobile LPDDR
Publication Release Date: Jun, 14, 2011
- 21 -
Revision A01-006
6.11.3 Truth Table - DM Operations
FUNCTION
DM
DQ
NOTES
Write Enable
L
Valid
1
Write Inhibit
H
X
1
Notes:
1.
Used to mask write data, provided coincident with the corresponding data.
6.11.4 Truth Table - CKE
CKEn-1
CKEn
CURRENT STATE
COMMANDn
ACTIONn
NOTES
L
Power Down
X
Maintain Power Down
L
Self Refresh
X
Maintain Self Refresh
L
Deep Power Down
X
Maintain Deep Power Down
L
H
Power Down
NOP or DESELECT
Exit Power Down
5, 6, 9
L
H
Self Refresh
NOP or DESELECT
Exit Self Refresh
5, 7, 10
L
H
Deep Power Down
NOP or DESELECT
Exit Deep Power Down
5, 8
H
L
All Banks Idle
NOP or DESELECT
Precharge Power Down Entry
5
H
L
Bank(s) Active
NOP or DESELECT
Active Power Down Entry
5
H
L
All Banks Idle
AUTO REFRESH
Self Refresh Entry
H
L
All Banks Idle
BURST TERMINATE
Enter Deep Power Down
H
See the other Truth Tables
Notes:
1.
CKEn is the logic state of CKE at clock edge n; CKEn-1 was the state of CKE at the previous clock edge.
2.
Current state is the state of LPDDR SDRAM immediately prior to clock edge n.
3.
COMMANDn is the command registered at clock edge n, and ACTIONn is the result of COMMANDn.
4.
All states and sequences not shown are illegal or reserved.
5.
DESELECT and NOP are functionally interchangeable.
6.
Power Down exit time (tXP) should elapse before a command other than NOP or DESELECT is issued.
7.
SELF REFRESH exit time (tXSR) should elapse before a command other than NOP or DESELECT is issued.
8.
The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Functional
Description.
9.
The clock must toggle at least once during the tXP period.
10.
The clock must toggle at least once during the tXSR time.
相关PDF资料 |
PDF描述 |
|---|---|
| WF128K32N-150HC5 | 512K X 8 FLASH 5V PROM MODULE, 150 ns, HIP66 |
| WPS512K8LB-85GM | 512K X 8 STANDARD SRAM, 85 ns, PDSO32 |
| WPS128K32GV-17PJI | 512K X 8 MULTI DEVICE SRAM MODULE, 17 ns, PQMA68 |
| WF2M32B-150HM5 | 8M X 8 FLASH 5V PROM MODULE, 150 ns, CHIP66 |
| WF2M32B-120G2UC5 | 8M X 8 FLASH 5V PROM MODULE, 120 ns, CQFP68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W949D2CBJX5ETR | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ |
| W949D2CBJX5I | 制造商:Winbond Electronics Corp 功能描述:DRAM Chip Mobile LPDDR SDRAM 512M-Bit 16Mx32 1.8V 90-Pin VFBGA |
| W949D2CBJX5I TR | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ, INDUST |
| W949D2CBJX6E | 制造商:Winbond Electronics Corp 功能描述:DRAM Chip Mobile LPDDR SDRAM 512M-Bit 16Mx32 1.8V 90-Pin VFBGA |
| W949D2CBJX6ETR | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 166MHZ, 65NM |
发布紧急采购，3分钟左右您将得到回复。