- 您现在的位置：买卖IC网 > PDF目录68559 > W949D2CBJX6G (WINBOND ELECTRONICS CORP) 16M X 32 DDR DRAM, 5 ns, PBGA90 PDF资料下载
参数资料
| 型号： | W949D2CBJX6G |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 16M X 32 DDR DRAM, 5 ns, PBGA90 |
| 封装： | 8 X 13 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-90 |
| 文件页数： | 22/60页 |
| 文件大小： | 1160K |
| 代理商： | W949D2CBJX6G |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
W949D6CB / W949D2CB
512Mb Mobile LPDDR
Publication Release Date: Jun, 14, 2011
- 29 -
Revision A01-006
During Read bursts, DQS is driven by the LPDDR SDRAM along with the output data. The initial Low state of the
DQS is known as the read preamble; the Low state coincident with last data-out element is known as the read post-
amble. The first data-out element is edge aligned with the first rising edge of DQS and the successive data-out
elements are edge aligned to successive edges of DQS. This is shown in following figure with a CAS latency of 2
and 3.
Upon completion of a read burst, assuming no other READ command has been initiated, the DQs will go to High-Z.
7.5.3 Read Burst Showing CAS Latency
CL=2
DO n
= Don't Care
BA Col n
READ
NOP
CK
Command
Address
DQS
DQ
DQS
DQ
1)DO n=Data Out from column n
2)BA,Col n =Bank A,Column n
3)Burst Length=4;3 subsequent elements of Data Out appear inthe programmed order following DO n
4)Shown with nominal tAC, tDQSCK and tDQSQ
CL=3
7.5.4 Read to Read
Data from a read burst may be concatenated or truncated by a subsequent READ command. The first data from the
new burst follows either the last element of a completed burst or the last desired element of a longer burst that is
being truncated. The new READ command should be issued X cycles after the first READ command, where X
equals the number of desired data-out element pairs (pairs are required by the 2n-prefetch architecture). This is
shown in following figure.
相关PDF资料 |
PDF描述 |
|---|---|
| W963B6BBN80E | 512K X 16 PSEUDO STATIC RAM, 75 ns, PBGA48 |
| W964A6BBN70E | 1M X 16 PSEUDO STATIC RAM, 65 ns, PBGA48 |
| W964L6ABN70E | 1M X 16 PSEUDO STATIC RAM, 65 ns, PBGA48 |
| W964L6ABN70I | 1M X 16 PSEUDO STATIC RAM, 65 ns, PBGA48 |
| W971GG6JB-25A | 64M X 16 DDR DRAM, 0.4 ns, PBGA84 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W949D2KBJX5E | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W949D2KBJX5I | 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W949D2KBJX6E | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 166MHZ 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W949D6CB | 制造商:WINBOND 制造商全称:Winbond 功能描述:512Mb Mobile LPDDR |
| W949D6CBHX5E | 功能描述:IC LPDDR SDRAM 512MBIT 60VFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:闪存 存储器类型:闪存 - NAND 存储容量:4G（256M x 16） 速度:- 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:48-TFSOP（0.724"，18.40mm 宽） 供应商设备封装:48-TSOP I 包装:Digi-Reel® 其它名称:557-1461-6 |
发布紧急采购，3分钟左右您将得到回复。