参数资料
型号: XC4VLX15-11FFG676I
厂商: XILINX INC
元件分类: FPGA
英文描述: FPGA, 1536 CLBS, 1205 MHz, PBGA676
封装: LEAD FREE, FBGA-676
文件页数: 44/58页
文件大小: 1863K
代理商: XC4VLX15-11FFG676I
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
49
ChipSync Source-Synchronous Switching Characteristics
The parameters in this section provide the necessary values for calculating timing budgets for Virtex-4 FPGA
source-synchronous transmitter and receiver data-valid windows.
Table 59: Duty Cycle Distortion and Clock-Tree Skew
Symbol
Description
Device
Speed Grade
Units
-12
-11
-10
TDCD_CLK
Global Clock Tree Duty Cycle Distortion(1)
All
150
ps
TCKSKEW
Global Clock Tree Skew(2)
XC4VLX15
50
60
ps
XC4VLX25
90
100
110
ps
XC4VLX40
140
160
180
ps
XC4VLX60
140
160
180
ps
XC4VLX80
200
230
260
ps
XC4VLX100
270
310
350
ps
XC4VLX160
270
310
350
ps
XC4VLX200
N/A
310
350
ps
XC4VSX25
50
60
70
ps
XC4VSX35
90
100
120
ps
XC4VSX55
140
170
190
ps
XC4VFX12
50
60
70
ps
XC4VFX20
60
70
ps
XC4VFX40
90
110
120
ps
XC4VFX60
140
170
190
ps
XC4VFX100
200
230
260
ps
XC4VFX140
N/A
310
350
ps
TDCD_BUFIO
I/O clock tree duty cycle distortion
All
100
ps
I/O clock tree skew across one clock region
All
50
ps
TBUFIOSKEW
I/O clock tree skew across multiple clock regions
All
50
ps
TDCD_BUFR
Regional clock tree duty cycle distortion
All
250
ps
TBUFIO_MAX_FREQ
I/O clock tree MAX frequency
All
710
645
MHz
TBUFR_MAX_FREQ
Regional clock tree MAX frequency
All
300
250
MHz
Notes:
1.
These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where
other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
2.
The TCKSKEW value represents the worst-case vertical clock-tree skew observable between sequential I/O elements. Significantly less clock-tree
skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA_Editor and Timing
Analyzer tools to evaluate clock skew specific to your application.
相关PDF资料
PDF描述
XC4VLX15-12FFG676C FPGA, 1536 CLBS, 1205 MHz, PBGA676
XC4VFX100-10FF1152I FPGA, 10544 CLBS, 1028 MHz, PBGA1152
XC4VFX100-10FF1517I FPGA, 10544 CLBS, 1028 MHz, PBGA1517
XC4VFX100-11FF1152I FPGA, 10544 CLBS, 1181 MHz, PBGA1152
XC4VFX100-11FF1517I FPGA, 10544 CLBS, 1181 MHz, PBGA1517
相关代理商/技术参数
参数描述
XC4VLX15-11SF363C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 13824 CELLS 90NM 1.2V 363FCBGA - Trays
XC4VLX15-11SF363I 功能描述:IC FPGA VIRTEX-4LX 363FCBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-4 LX 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX15-11SFG363C 功能描述:IC FPGA VIRTEX-4 LX 15K 363FCBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-4 LX 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX15-11SFG363I 功能描述:IC FPGA VIRTEX-4 LX 15K 363FCBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-4 LX 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX15-12FF668C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 13824 CELLS 90NM 1.2V 668FCBGA - Trays