参数资料
型号: ZL6105ALAFTK
厂商: Intersil
文件页数: 28/35页
文件大小: 0K
描述: IC REG CTRLR BUCK PWM VM 36-QFN
标准包装: 1,000
PWM 型: 电压模式
输出数: 1
频率 - 最大: 1.4MHz
占空比: 95%
电源电压: 3 V ~ 14 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 85°C
封装/外壳: 36-VFQFN 裸露焊盘
包装: 带卷 (TR)
ZL6105
The phase offset of (multi-phase) current sharing devices is
automatically set to a value between 0° and 337.5° in 22.5°
increments as described in “Phase Spreading” on page 27.
The phase offset of each device may also be set to any value
between 0° and 360° in 22.5° increments via the I 2 C/SMBus
interface. Refer to Application Note AN2033 for further details.
Output Sequencing
A group of Digital-DC devices may be configured to power up in a
predetermined sequence. This feature is especially useful when
powering advanced processors, FPGAs, and ASICs that require
one supply to reach its operating voltage prior to another supply
reaching its operating voltage in order to avoid latch-up from
occurring. Multi-device sequencing can be achieved by
configuring each device through the I 2 C/SMBus interface or by
using Zilker Labs patented autonomous sequencing mode.
Autonomous sequencing mode configures sequencing by using
events transmitted between devices over the DDC bus. This mode
Fault Spreading
Digital-DC devices can be configured to broadcast a fault event
over the DDC bus to the other devices in the group. When a non-
destructive fault occurs and the device is configured to shut down
on a fault, the device will shut down and broadcast the fault
event over the DDC bus. The other devices on the DDC bus will
shut down together or in sequencing order if configured to do so,
and will attempt to re-start in their prescribed order if configured
to do so.
Temperature Monitoring Using the XTEMP Pin
The ZL6105 supports measurement of an external device
temperature using either a thermal diode integrated in a
processor, FPGA or ASIC, or using a discrete diode-connected
2N3904 NPN transistor. Figure 16 illustrates the typical
connections required.
XTEMP
is not available on current sharing rails.
The sequencing order is determined using each device’s SMBus
address. Using autonomous sequencing mode (configured using
the CFG1 pin), the devices must be assigned sequential SMBus
ZL
SGND
Discrete NPN
100 pF
2N3904
addresses with no missing addresses in the chain. This mode will
also constrain each device to have a phase offset according to its
SMBus address as described in “Phase Spreading” on page 27.
The sequencing group will turn on in order starting with the
device with the lowest SMBus address and will continue through
ZL
XTEMP
SGND
100pF
μP
FPGA
DSP
ASIC
to turn on each device in the address chain until all devices
connected have been turned on. When turning off, the device
with the highest SMBus address will turn off first followed in
reverse order by the other devices in the group.
Sequencing is configured by connecting a resistor from the CFG1
pin to ground as described in Table 26. The CFG1 pin is also used
to set the configuration of the SYNC pin as well as to determine
the sequencing method and order. Please refer to “Switching
Frequency and PLL” on page 15 for more details on the operating
parameters of the SYNC pin.
Multiple device sequencing may also be achieved by issuing PMBus
commands to assign the preceding device in the sequencing chain as
well as the device that will follow in the sequencing chain. This method
places fewer restrictions on SMBus address (no need of sequential
address) and also allows the user to assign any phase offset to any
device irrespective of its SMBus device address.
The Enable pins of all devices in a sequencing group must be tied
together and driven high to initiate a sequenced turn-on of the
group. Enable must be driven low to initiate a sequenced turnoff
of the group.
Refer to Application Note AN2033 for details on sequencing via
the I 2 C/SMBus interface.
28
Embedded Thermal Diode
FIGURE 16. EXTERNAL TEMPERATURE MONITORING
Active Current Sharing
Paralleling multiple ZL6105 devices can be used to increase the
output current capability of a single power rail. By connecting the
DDC pins of each device together and configuring the devices as
a current sharing rail, the units will share the current equally
within a few percent.
Figure 17 illustrates a typical connection for three devices.
The ZL6105 uses a low-bandwidth, first-order digital current
sharing technique to balance the unequal device output loading
by aligning the load lines of member devices to a reference
device.
Droop resistance is used to add artificial resistance in the output
voltage path to control the slope of the load line curve,
calibrating out the physical parasitic mismatches due to power
train components and PCB layout. A minimum droop resistance
of 0.5m ? is recommended.
FN6906.5
December 19, 2013
相关PDF资料
PDF描述
RBM18DREI CONN EDGECARD 36POS .156 EYELET
B43086F2476M 47UF 250V 16X20 SINGLE END
ISL6307CRZ-T IC REG CTRLR BUCK PWM VM 48-QFN
ISL6401CB-T IC REG CTRLR PWM CM 14-SOIC
GCM18DREF CONN EDGECARD 36POS .156 EYELET
相关代理商/技术参数
参数描述
ZL6105ALAFTKR5546 功能描述:DC/DC 开关控制器 RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK
ZL6105ALAFTKR5549 制造商:Intersil Corporation 功能描述:ADAPTIVE DIGITAL DC-DC CONTROLLER W/ DRIVERS & I-SHARING FE0 - Tape and Reel
ZL6105ALAFTKR5553 制造商:Intersil Corporation 功能描述:ADAPTIVE DIGITAL DC-DC CONTROLLER W/ DRIVERS & I-SHARING MOD - Tape and Reel
ZL6105ALAFTKR5554 制造商:Intersil Corporation 功能描述:ADAPTIVE DIGITAL DC-DC CONTROLLER W/ DRIVERS & I-SHARING MOD - Tape and Reel
ZL6105ALAFTR5546 功能描述:IC REG CTRLR BUCK PWM VM 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)