参数资料
型号: ZL6105ALAFTK
厂商: Intersil
文件页数: 6/35页
文件大小: 0K
描述: IC REG CTRLR BUCK PWM VM 36-QFN
标准包装: 1,000
PWM 型: 电压模式
输出数: 1
频率 - 最大: 1.4MHz
占空比: 95%
电源电压: 3 V ~ 14 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 85°C
封装/外壳: 36-VFQFN 裸露焊盘
包装: 带卷 (TR)
ZL6105
Pin Descriptions (Continued)
PIN
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
LABEL
ISENA
VR
GL
PGND
SW
GH
BST
VDD (Note 3)
V25
XTEMP
DDC
MGN
CFG1
EN
PH_EN
TYPE (Note 1)
I
PWR
O
PWR
PWR
O
PWR
PWR
PWR
I
I/O
I
I, M
I
I
DESCRIPTION
Differential voltage input for current limit. High voltage tolerant.
Internal 5V reference used to power internal drivers.
Low side FET gate drive.
Power ground. Connect to low impedance ground plane.
Drive train switch node.
High-side FET gate drive.
High-side drive boost voltage.
Supply voltage.
Internal 2.5V reference used to power internal circuitry.
External temperature sensor input. Connect to external 2N3904 diode connected transistor.
Digital-DC Bus. (Open Drain) Interoperability between Zilker Labs devices.
Signal that enables margining of output voltage.
Configuration pin. Used to setup clock synchronization and sequencing.
Enable input (active high). Pull-up to enable PWM switching and pull-down to disable PWM switching.
Phase enable input (active high). Pull-up to enable phase and pull-down to disable phase for current
sharing.
35
36
ePad
CFG2
PG
SGND
I, M
O
PWR
Configuration pin. Sets the phase offset (single-phase) or current sharing group position (multi-phase).
Power-good output.
Exposed thermal pad. Common return for analog signals; internal connection to SGND. Connect to low
impedance ground plane.
NOTES:
1. I = Input, O = Output, PWR = Power or Ground. M = Multi-mode pin dependents. (Refer to “Multi-mode Pins” on page 11).
2. The SYNC pin can be used as a logic pin, a clock input or a clock output.
3. V DD is measured internally and the value is used to modify the PWM loop gain.
Ordering Information
PART NUMBER
(Notes 5, 6)
ZL6105ALAF
ZL6105ALAFT (Note 4)
ZL6105ALAFTK (Note 4)
6105
6105
6105
PART
MARKING
TEMP. RANGE
(°C)
-40 to +85
-40 to +85
-40 to +85
PACKAGE
(Pb-free)
36 Ld QFN
36 Ld QFN
36 Ld QFN
PKG.
DWG. #
L36.6x6C
L36.6x6C
L36.6x6C
NOTES:
4. Please refer to TB347 for details on reel specifications.
5. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-
free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
6. For Moisture Sensitivity Level (MSL), please see device information page for ZL6105 . For more information on MSL please see techbrief TB363 .
6
FN6906.5
December 19, 2013
相关PDF资料
PDF描述
RBM18DREI CONN EDGECARD 36POS .156 EYELET
B43086F2476M 47UF 250V 16X20 SINGLE END
ISL6307CRZ-T IC REG CTRLR BUCK PWM VM 48-QFN
ISL6401CB-T IC REG CTRLR PWM CM 14-SOIC
GCM18DREF CONN EDGECARD 36POS .156 EYELET
相关代理商/技术参数
参数描述
ZL6105ALAFTKR5546 功能描述:DC/DC 开关控制器 RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK
ZL6105ALAFTKR5549 制造商:Intersil Corporation 功能描述:ADAPTIVE DIGITAL DC-DC CONTROLLER W/ DRIVERS & I-SHARING FE0 - Tape and Reel
ZL6105ALAFTKR5553 制造商:Intersil Corporation 功能描述:ADAPTIVE DIGITAL DC-DC CONTROLLER W/ DRIVERS & I-SHARING MOD - Tape and Reel
ZL6105ALAFTKR5554 制造商:Intersil Corporation 功能描述:ADAPTIVE DIGITAL DC-DC CONTROLLER W/ DRIVERS & I-SHARING MOD - Tape and Reel
ZL6105ALAFTR5546 功能描述:IC REG CTRLR BUCK PWM VM 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)