- 您现在的位置：买卖IC网 > PDF目录11767 > AD6620ASZ-REEL (Analog Devices Inc)IC DGTL RCVR DUAL 67MSPS 80-PQFP PDF资料下载
参数资料
| 型号： | AD6620ASZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 31/44页 |
| 文件大小： | 0K |
| 描述： | IC DGTL RCVR DUAL 67MSPS 80-PQFP |
| 标准包装： | 500 |
| 接口： | 并行/串行 |
| 电源电压： | 3 V ~ 3.6 V |
| 封装/外壳： | 80-BQFP |
| 供应商设备封装： | 80-PQFP（14x14） |
| 包装： | 带卷 (TR) |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD6620
–37–
REV. A
Master AD6620, the SDFE signal will be driven high by the
same SCLK rising edge that this bit is clocked out on. On the
falling edge of this SCLK cycle, the Cascaded AD6620 will
sample its SDFS signal, which is hardwired to the SDFE of the
Master. On the very next SCLK edge, A channel: I data of the
Cascaded AD6620 will start shifting out of the port. There will
be no rest between the time-slots of the master and slave.
WL[1:0]
WL defines the Word Length of the serial data stream. The
possible options are 00–16 bit words, 01–24 bit words, 10–32 bit
words and 11–Undefined. This setting controls the width of all
serial words. All words are shifted MSB first and are left justified,
i.e., the first n-bits are valid and any padding that is needed
to fill the word length is added at the end. When the serial word
length is 24 or 32 bits, the I and Q output data is presented with
23-bit resolution.
Table XVII. Setting Serial Word Length
Serial Word Length
WL1
WL0
16-Bit
0
24-Bit
0
1
32-Bit
1
0
Disallowed
1
AD
Append Data signal. In Single Channel Real Mode, when AD is
low the serial data stream consists only of A channel: I and Q
data. If the AD6620 is in Diversity Channel Real Mode, the
serial frame is four words long and consists of both A and B
channel complex data. When the AD signal is high, an extra
serial word is appended to the Serial Frame. This word consists
of any data that is read from the AD6620 internal registers via
the Serial Port. If a Read has not occurred, the data in this word
is zero. The addition of this word allows a Serial System to be
designed so that any AD6620 can have data read at any time
without changing the fixed timing of the serial port.
If the serial transfer includes a register read, the register data is
appended to the serial frame regardless of the state of the AD pin.
SDIV[3:0]
When the AD6620 is used as a Serial Bus Master the chip gen-
erates a serial clock by dividing down the CLK signal. The
divider ratio is set by the serial division word, SDIV. SDIV is
interpreted as a 4-bit unsigned integer and determines the fre-
quency of the serial clock when the SBM pin is pulled high.
When the AD6620 is in Serial Cascade Mode these bits are
ignored. The following equations express the Serial Clock Fre-
quency as a function of the CLK signal and the SDIV nibble.
f
SDIV
f
SDIV
SCLK
CLK
SCLK
CLK
==
=
×
≠
2
0
2
0
,
Serial Port Guidelines
The serial clock, SCLK, must be run at a rate sufficient to clock
all of the serial data out of the port before new data is latched
into the internal I and Q data registers. See the Serial Output
Data Port section for more details. If the serial port is to be used
as a means of programming the part, some extra serial bandwidth
may also be required to shift data from the internal registers of
the AD6620. There must be two or more or zero high speed
clocks between serial frames. When used as a serial bus master
SCLK can run at a maximum rate of half the processing CLK.
In serial slave mode, the serial clock can be run up to 67 MHz.
The equations below help determine what the minimum serial
clock rate must be in order to insure that data is not lost.
f
fWL
N
R
M
MM
M
SCLK
SAMP
CH
D
TOT
CIC
RCF
≥
××
×
+
=×
×
()
2
25
RD = 1 if AD is asserted or if read operations are used from the
serial port: otherwise RD = 0. This term accounts for the band-
width consumed when data is read from the internal control
registers or memory.
JTAG BOUNDARY SCAN
The AD6620 supports a subset of IEEE Standard 1149.1
specifications. For additional details of the standard, please see
“IEEE Standard Test Access Port and Boundary-Scan
Architecture,” IEEE-1149 publication from IEEE.
The AD6620 has five pins associated with the JTAG interface.
These pins are used to access the on-chip Test Access Port
(TAP) and are listed in the table below.
Table XVIII.
Pin Name
Description
TRST
TAP Reset
TCLK
Test Clock
TMS
TAP Mode Select
TDI
Test Data Input
TDO
Test Data Output
The AD6620 supports four op codes as shown below. These
instructions set the mode of the JTAG interface.
Table XIX.
Instruction
Op Code
IDCODE
01
BYPASS
11
SAMPLE/PRELOAD
10
EXTEST
00
The Vendor Identification Code can be accessed through the
IDCODE instruction and has the following format.
Table XX.
MSB
LSB
Version Part Number
Manufacturing ID #
Mandatory
0000
0010 0111 0111 1110
000 1110 0101
1
A BSDL file for this device is available from Analog Devices,
Inc. Contact Analog Devices, Inc. for more information.
相关PDF资料 |
PDF描述 |
|---|---|
| 6274291-2 | CONN JACK VERT PCB 75 OHM BNC |
| AD7669JNZ | IC I/O PORT 8BIT ANLG 28DIP |
| D38999/24FF11PA | CONN RCPT 11POS JAM NUT W/PINS |
| D38999/20JE26HN | CONN RCPT 26POS WALL MNT W/PINS |
| AD7569KNZ | IC I/O PORT 8BIT ANALOG 24DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6620PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:65 MSPS Digital Receive Signal Processor |
| AD6620S | 制造商:AD 制造商全称:Analog Devices 功能描述:65 MSPS Digital Receive Signal Processor |
| AD6620S/PCB | 制造商:Analog Devices 功能描述:DUAL CHANNEL DECIMATING RECEIV 制造商:Analog Devices 功能描述:SGNL PROCESSOR 169CSPBGA - Bulk |
| AD6622 | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6622AS | 制造商:Analog Devices 功能描述:Transmit Signal Processor 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:4 CHANNEL 65 MSPS DIGITAL UPCONVERTER - Bulk |
发布紧急采购，3分钟左右您将得到回复。