- 您现在的位置：买卖IC网 > PDF目录1986 > AD9510BCPZ-REEL7 (Analog Devices Inc)IC CLOCK DIST 8OUT PLL 64LFCSP PDF资料下载
参数资料
| 型号： | AD9510BCPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 41/56页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK DIST 8OUT PLL 64LFCSP |
| 标准包装： | 750 |
| 类型： | 扇出缓冲器（分配），除法器 |
| PLL： | 是 |
| 输入： | 时钟 |
| 输出： | CMOS，LVDS，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:8 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 1.2GHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
| 配用： | AD9510-VCO/PCBZ-ND - BOARD EVALUATION FOR AD9510 AD9510/PCBZ-ND - BOARD EVALUATION FOR AD9510 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
AD9510
Data Sheet
Rev. B | Page 46 of 56
REGISTER MAP DESCRIPTION
Table 25 lists the AD9510 control registers by hexadecimal address. A specific bit or range of bits within a register is indicated by square
brackets. For example, [3] refers to Bit 3, while [5:2] refers to the range of bits from Bit 5 through Bit 2. Table 25 describes the
functionality of the control registers on a bit-by-bit basis. For a more concise (but less descriptive) table, see Table 24.
Table 25. AD9510 Register Descriptions
Reg.
Addr.
(Hex) Bit(s) Name
Description
Serial control port
configuration
Any changes to this register take effect immediately. Register 0x5A[0] update registers does not have to
be written.
00
[3:0]
Not used.
00
[4]
Long instruction
When this bit is set (1), the instruction phase is 16 bits. When this bit is clear (0), the instruction phase is
8 bits. The default, and only, mode for this part is long instruction (default = 1b).
00
[5]
Soft reset
When this bit is set (1), the chip executes a soft reset, restoring default values to the internal registers, except for
this register, Register 0x00. This bit is not self-clearing. A clear (0) must be written to it to clear it.
00
[6]
LSB_FIRST
When this bit is set (1), the input and output data is oriented as LSB first. Additionally, register addressing
increments. If this bit is clear (0), data is oriented as MSB first and register addressing decrements
(default = 0b, MSB first)
00
[7]
SDO inactive
(bidirectional
mode)
When set (1), the SDO pin is tristate and all read data goes to the SDIO pin. When clear (0), the SDO is
active (unidirectional mode) (default = 0b).
Not used
01
[7:0]
Not used.
02
[7:0]
Not used.
03
[7:0]
Not used.
PLL settings
04
[5:0] A counter
6-bit A counter[5:0].
04
[7:6]
Not used.
05
[4:0] B counter MSBs
13-bit B counter MSB[12:8].
05
[7:5]
Not used.
06
[7:0] B counter LSBs
13-bit B counter LSB[7:0].
07
[1:0]
Not used.
07
[2]
LOR enable
1 = enables the loss of reference (LOR) function (default = 0b).
07
[4:3]
Not used.
07
[6:5] LOR initial lock
detect delay
LOR initial lock detect delay. Once a lock detect is indicated, this is the number of phase frequency
detector (PFD) cycles that occur prior to turning on the LOR monitor.
[6]
[5]
LOR Initial Lock Detect Delay
0
3 PFD cycles (default)
0
1
6 PFD cycles
1
0
12 PFD cycles
1
24 PFD cycles
07
[7]
Not used.
08
[1:0] Charge pump mode
[1]
[0]
Charge Pump Mode
0
Tristated (default)
0
1
Pump-up
1
0
Pump-down
1
Normal operation
相关PDF资料 |
PDF描述 |
|---|---|
| AD9511BCPZ-REEL7 | IC CLOCK DIST 5OUT PLL 48LFCSP |
| AD9512UCPZ-EP-R7 | IC CLOCK DIST 5OUT PLL 48LFCSP |
| AD9512UCPZ-EP | IC CLOCK DIST 5OUT PLL 48LFCSP |
| AD9513BCPZ-REEL7 | IC CLOCK DIST 3OUT PLL 32LFCSP |
| AD9514BCPZ-REEL7 | IC CLOCK DIST 3OUT PLL 32LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9510-VCO/PCB | 制造商:Analog Devices 功能描述:EVAL BD FOR 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE, DIVIDER - Bulk 制造商:Analog Devices 功能描述:IC ((NS)) |
| AD9510-VCO/PCBZ | 功能描述:BOARD EVALUATION FOR AD9510 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理，热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板，CD，电源 |
| AD9511 | 制造商:AD 制造商全称:Analog Devices 功能描述:1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs |
| AD9511/PCB | 制造商:Analog Devices 功能描述:1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,DIVIDERS, DELAY ADJUST, FIVE OUTPUTS 制造商:Analog Devices 功能描述:EVAL BD FOR AD9511 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,D - Bulk |
| AD9511BCPZ | 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
发布紧急采购，3分钟左右您将得到回复。