- 您现在的位置：买卖IC网 > PDF目录1986 > AD9510BCPZ-REEL7 (Analog Devices Inc)IC CLOCK DIST 8OUT PLL 64LFCSP PDF资料下载
参数资料
| 型号： | AD9510BCPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 54/56页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK DIST 8OUT PLL 64LFCSP |
| 标准包装： | 750 |
| 类型： | 扇出缓冲器（分配），除法器 |
| PLL： | 是 |
| 输入： | 时钟 |
| 输出： | CMOS，LVDS，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:8 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 1.2GHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
| 配用： | AD9510-VCO/PCBZ-ND - BOARD EVALUATION FOR AD9510 AD9510/PCBZ-ND - BOARD EVALUATION FOR AD9510 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页当前第54页第55页第56页
Data Sheet
AD9510
Rev. B | Page 7 of 56
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions/Comments
PROPAGATION DELAY, CLK-TO-LVDS OUT1
tLVDS
Delay off on OUT5 and OUT6
OUT4, OUT5, OUT6, OUT7
Divide = Bypass
0.99
1.33
1.59
ns
Divide = 2 32
1.04
1.38
1.64
ns
Variation with Temperature
0.9
ps/°C
OUTPUT SKEW, LVDS OUTPUTS
Delay off on OUT5 and OUT6
OUT4 to OUT7 on Same Part2
tSKV
85
+270
ps
OUT5 to OUT6 on Same Part2
tSKV
175
+155
ps
All LVDS OUTs on Same Part2
tSKV
175
+270
ps
All LVDS OUTs Across Multiple Parts3
tSKV_AB
450
ps
Same LVDS OUT Across Multiple Parts3
tSKV_AB
325
ps
CMOS
B outputs are inverted, termination = open
Output Rise Time
tRC
681
865
ps
20% to 80%; CLOAD = 3 pF
Output Fall Time
tFC
646
992
ps
80% to 20%; CLOAD = 3 pF
PROPAGATION DELAY, CLK-TO-CMOS OUT1
tCMOS
Delay off on OUT5 and OUT6
Divide = Bypass
1.02
1.39
1.71
ns
Divide = 2 32
1.07
1.44
1.76
ns
Variation with Temperature
1
ps/°C
OUTPUT SKEW, CMOS OUTPUTS
Delay off on OUT5 and OUT6
All CMOS OUTs on Same Part2
tSKC
140
+145
+300
ps
All CMOS OUTs Across Multiple Parts3
tSKC_AB
650
ps
Same CMOS OUT Across Multiple Parts3
tSKC_AB
500
ps
LVPECL-TO-LVDS OUT
Everything the same; different logic type
Output Skew
tSKP_V
0.74
0.92
1.14
ns
LVPECL to LVDS on same part
LVPECL-TO-CMOS OUT
Everything the same; different logic type
Output Skew
tSKP_C
0.88
1.14
1.43
ns
LVPECL to CMOS on same part
LVDS-TO-CMOS OUT
Everything the same; different logic type
Output Skew
tSKV_C
158
353
506
ps
LVDS to CMOS on same part
DELAY ADJUST4
OUT5 (OUT6); LVDS and CMOS
Shortest Delay Range5
Register 0x35, Register 0x39[5:1] = 11111b
Zero Scale
0.05
0.36
0.68
ns
Register 0x36, Register 0x3A[5:1] = 00000b
Full Scale
0.57
0.95
1.32
ns
Register 0x36, Register 0x3A[5:1] = 11000b
Linearity, DNL
0.5
LSB
Linearity, INL
0.8
LSB
Longest Delay Range5
Register 0x35, Register 0x39[5:1] = 00000b
Zero Scale
0.20
0.57
0.95
ns
Register 0x36, Register 0x3A[5:1] = 00000b
Full Scale
7.0
8.0
9.2
ns
Register 0x36, Register 0x3A[5:1] = 11000b
Linearity, DNL
0.3
LSB
Linearity, INL
0.6
LSB
Delay Variation with Temperature
Long Delay Range, 8 ns6
Zero Scale
0.35
ps/°C
Full Scale
0.14
ps/°C
Short Delay Range, 1 ns6
Zero Scale
0.51
ps/°C
Full Scale
0.67
ps/°C
1
These measurements are for CLK1. For CLK2, add approximately 25 ps.
2
This is the difference between any two similar delay paths within a single device operating at the same voltage and temperature.
3
This is the difference between any two similar delay paths across multiple devices operating at the same voltage and temperature.
4
The maximum delay that can be used is a little less than one half the period of the clock. A longer delay disables the output.
5
Incremental delay; does not include propagation delay.
6
All delays between zero scale and full scale can be estimated by linear interpolation.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9511BCPZ-REEL7 | IC CLOCK DIST 5OUT PLL 48LFCSP |
| AD9512UCPZ-EP-R7 | IC CLOCK DIST 5OUT PLL 48LFCSP |
| AD9512UCPZ-EP | IC CLOCK DIST 5OUT PLL 48LFCSP |
| AD9513BCPZ-REEL7 | IC CLOCK DIST 3OUT PLL 32LFCSP |
| AD9514BCPZ-REEL7 | IC CLOCK DIST 3OUT PLL 32LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9510-VCO/PCB | 制造商:Analog Devices 功能描述:EVAL BD FOR 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE, DIVIDER - Bulk 制造商:Analog Devices 功能描述:IC ((NS)) |
| AD9510-VCO/PCBZ | 功能描述:BOARD EVALUATION FOR AD9510 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理，热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板，CD，电源 |
| AD9511 | 制造商:AD 制造商全称:Analog Devices 功能描述:1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs |
| AD9511/PCB | 制造商:Analog Devices 功能描述:1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,DIVIDERS, DELAY ADJUST, FIVE OUTPUTS 制造商:Analog Devices 功能描述:EVAL BD FOR AD9511 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,D - Bulk |
| AD9511BCPZ | 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
发布紧急采购，3分钟左右您将得到回复。