参数资料
型号: AD9511BCPZ-REEL7
厂商: Analog Devices Inc
文件页数: 13/60页
文件大小: 0K
描述: IC CLOCK DIST 5OUT PLL 48LFCSP
标准包装: 750
类型: 扇出缓冲器(分配),除法器
PLL:
输入: 时钟
输出: CMOS,LVDS,LVPECL
电路数: 1
比率 - 输入:输出: 2:5
差分 - 输入:输出: 是/是
频率 - 最大: 1.2GHz
除法器/乘法器: 是/无
电源电压: 3.135 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘,CSP
供应商设备封装: 48-LFCSP-VQ(7x7)
包装: 带卷 (TR)
AD9511
Rev. A | Page 20 of 60
Table 13. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
REFIN
PLL Reference Input.
2
REFINB
Complementary PLL Reference Input.
3, 6, 9, 18, 22,
23, 25, 28, 29,
32, 33, 36, 39,
40, 44, 48
VS
Power Supply (3.3 V).
4
VCP
Charge Pump Power Supply. It should be greater than or equal to VS.
VCP can be set as high as 5.5 V for VCOs, requiring extended tuning range.
5
CP
Charge Pump Output.
7
CLK2
Clock Input. Used to connect external VCO/VCXO to feedback divider, N. CLK2 also drives the
distribution section of the chip and may be used as a generic clock input when PLL is not used.
8
CLK2B
Complementary Clock Input. Used in conjunction with CLK2.
10
CLK1
Clock Input. Drives distribution section of the chip.
11
CLK1B
Complementary Clock Input. Used in conjunction with CLK1.
12
FUNCTION
Multipurpose Input. May be programmed as a reset (RESETB), sync (SYNCB), or power-down (PDB) pin.
This pin is internally pulled down by a 30 kΩ resistor. If this pin is left NC, the part is in reset by default.
To avoid this, connect this pin to VS with a 1 kΩ resistor.
13
STATUS
Output Used to Monitor PLL Status and Sync Status.
14
SCLK
Serial Data Clock.
15
SDIO
Serial Data I/O.
16
SDO
Serial Data Output.
17
CSB
Serial Port Chip Select.
19, 24, 37,
38, 43, 46
GND
Ground.
20
OUT2B
Complementary LVPECL Output.
21
OUT2
LVPECL Output.
26
OUT1B
Complementary LVPECL Output.
27
OUT1
LVPECL Output.
30
OUT4B
Complementary LVDS/Inverted CMOS Output. OUT4 includes a delay block.
31
OUT4
LVDS/CMOS Output. OUT4 includes a delay block.
34
OUT3B
Complementary LVDS/Inverted CMOS Output.
35
OUT3
LVDS/CMOS Output.
41
OUT0B
Complementary LVPECL Output.
42
OUT0
LVPECL Output.
45
RSET
Current Set Resistor to Ground. Nominal value = 4.12 kΩ.
47
CPRSET
Charge Pump Current Set Resistor to Ground. Nominal value = 5.1 kΩ.
Note that the exposed paddle on this package is an electrical connection as well as a thermal enhancement. For the device to
function properly, the paddle must be attached to ground, GND.
相关PDF资料
PDF描述
AD9512UCPZ-EP-R7 IC CLOCK DIST 5OUT PLL 48LFCSP
AD9512UCPZ-EP IC CLOCK DIST 5OUT PLL 48LFCSP
AD9513BCPZ-REEL7 IC CLOCK DIST 3OUT PLL 32LFCSP
AD9514BCPZ-REEL7 IC CLOCK DIST 3OUT PLL 32LFCSP
AD9515BCPZ-REEL7 IC CLOCK DIST 2OUT PLL 32LFCSP
相关代理商/技术参数
参数描述
AD9511-VCO/PCB 制造商:Analog Devices 功能描述:EVAL BD FOR AD9511 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,D - Bulk
AD9512 制造商:AD 制造商全称:Analog Devices 功能描述:800 MHz Clock Distribution IC,1.5 GHz Inputs, Dividers, Delay Adjust, Five Outputs
AD9512/PCB 制造商:Analog Devices 功能描述:Evaluation Kit For 1.2 GHZ Clock Distribution IC, 1.6 GHZ Inputs, Dividers, Delay Adjust, Five Outputs 制造商:Analog Devices 功能描述:EVAL KIT FOR 1.2 GHZ CLOCK DISTRIBUTION IC, 1.6 GHZ INPUTS, - Bulk
AD9512/PCBZ 功能描述:BOARD EVAL FOR AD9512 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
AD9512BCPZ 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)