参数资料
型号: AD9511BCPZ-REEL7
厂商: Analog Devices Inc
文件页数: 34/60页
文件大小: 0K
描述: IC CLOCK DIST 5OUT PLL 48LFCSP
标准包装: 750
类型: 扇出缓冲器(分配),除法器
PLL:
输入: 时钟
输出: CMOS,LVDS,LVPECL
电路数: 1
比率 - 输入:输出: 2:5
差分 - 输入:输出: 是/是
频率 - 最大: 1.2GHz
除法器/乘法器: 是/无
电源电压: 3.135 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘,CSP
供应商设备封装: 48-LFCSP-VQ(7x7)
包装: 带卷 (TR)
AD9511
Rev. A | Page 4 of 60
SPECIFICATIONS
Typical (typ) is given for VS = 3.3 V ± 5%; VS ≤ VCPS ≤ 5.5 V, TA = 25°C, RSET = 4.12 kΩ, CPRSET = 5.1 kΩ, unless otherwise noted.
Minimum (min) and maximum (max) values are given over full VS and TA (40°C to +85°C) variation.
PLL CHARACTERISTICS
Table 1.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
REFERENCE INPUTS (REFIN)
Input Frequency
0
250
MHz
Input Sensitivity
150
mV p-p
Self-Bias Voltage, REFIN
1.45
1.60
1.75
V
Self-bias voltage of REFIN1.
Self-Bias Voltage, REFINB
1.40
1.50
1.60
V
Self-bias voltage of REFINB1.
Input Resistance, REFIN
4.0
4.9
5.8
Self-biased1.
Input Resistance, REFINB
4.5
5.4
6.3
Self-biased1.
Input Capacitance
2
pF
PHASE/FREQUENCY DETECTOR (PFD)
PFD Input Frequency
100
MHz
Antibacklash pulse width 0Dh<1:0> = 00b.
PFD Input Frequency
100
MHz
Antibacklash pulse width 0Dh<1:0> = 01b.
PFD Input Frequency
45
MHz
Antibacklash pulse width 0Dh<1:0> = 10b.
Antibacklash Pulse Width
1.3
ns
0Dh<1:0> = 00b. (This is the default setting.)
Antibacklash Pulse Width
2.9
ns
0Dh<1:0> = 01b.
Antibacklash Pulse Width
6.0
ns
0Dh<1:0> = 10b.
CHARGE PUMP (CP)
ICP Sink/Source
Programmable.
High Value
4.8
mA
Low Value
0.60
mA
With CPRSET = 5.1 kΩ.
Absolute Accuracy
2.5
%
VCP = VCPS/2.
CPRSET Range
2.7/10
ICP Three-State Leakage
1
nA
Sink-and-Source Current Matching
2
%
0.5 < VCP < VCPS 0.5 V.
ICP vs. VCP
1.5
%
0.5 < VCP < VCPS 0.5 V.
ICP vs. Temperature
2
%
VCP = VCPS/2 V.
RF CHARACTERISTICS (CLK2)2
Input Frequency
1.6
GHz
Frequencies > 1200 MHz (LVPECL) or
800 MHz (LVDS) require a minimum
divide-by-2 (see the Distribution Section).
Input Sensitivity
150
mV p-p
Input Common-Mode Voltage, VCM
1.5
1.6
1.7
V
Self-biased; enables ac coupling.
Input Common-Mode Range, VCMR
1.3
1.8
V
With 200 mV p-p signal applied.
Input Sensitivity, Single-Ended
150
mV p-p
CLK2 ac-coupled; CLK2B capacitively
bypassed to RF ground.
Input Resistance
4.0
4.8
5.6
Self-biased.
Input Capacitance
2
pF
CLK2 VS. REFIN DELAY
500
ps
Difference at PFD.
PRESCALER (PART OF N DIVIDER)
section.
Prescaler Input Frequency
P = 2 DM (2/3)
600
MHz
P = 4 DM (4/5)
1000
MHz
P = 8 DM (8/9)
1600
MHz
P = 16 DM (16/17)
1600
MHz
P = 32 DM (32/33)
1600
MHz
CLK2 Input Frequency for PLL
300
MHz
A, B counter input frequency.
相关PDF资料
PDF描述
AD9512UCPZ-EP-R7 IC CLOCK DIST 5OUT PLL 48LFCSP
AD9512UCPZ-EP IC CLOCK DIST 5OUT PLL 48LFCSP
AD9513BCPZ-REEL7 IC CLOCK DIST 3OUT PLL 32LFCSP
AD9514BCPZ-REEL7 IC CLOCK DIST 3OUT PLL 32LFCSP
AD9515BCPZ-REEL7 IC CLOCK DIST 2OUT PLL 32LFCSP
相关代理商/技术参数
参数描述
AD9511-VCO/PCB 制造商:Analog Devices 功能描述:EVAL BD FOR AD9511 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,D - Bulk
AD9512 制造商:AD 制造商全称:Analog Devices 功能描述:800 MHz Clock Distribution IC,1.5 GHz Inputs, Dividers, Delay Adjust, Five Outputs
AD9512/PCB 制造商:Analog Devices 功能描述:Evaluation Kit For 1.2 GHZ Clock Distribution IC, 1.6 GHZ Inputs, Dividers, Delay Adjust, Five Outputs 制造商:Analog Devices 功能描述:EVAL KIT FOR 1.2 GHZ CLOCK DISTRIBUTION IC, 1.6 GHZ INPUTS, - Bulk
AD9512/PCBZ 功能描述:BOARD EVAL FOR AD9512 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
AD9512BCPZ 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)