参数资料
型号: AD9511BCPZ-REEL7
厂商: Analog Devices Inc
文件页数: 52/60页
文件大小: 0K
描述: IC CLOCK DIST 5OUT PLL 48LFCSP
标准包装: 750
类型: 扇出缓冲器(分配),除法器
PLL:
输入: 时钟
输出: CMOS,LVDS,LVPECL
电路数: 1
比率 - 输入:输出: 2:5
差分 - 输入:输出: 是/是
频率 - 最大: 1.2GHz
除法器/乘法器: 是/无
电源电压: 3.135 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘,CSP
供应商设备封装: 48-LFCSP-VQ(7x7)
包装: 带卷 (TR)
AD9511
Rev. A | Page 56 of 60
Because of the limitations of single-ended CMOS clocking,
consider using differential outputs when driving high speed
signals over long traces. The AD9511 offers both LVPECL and
LVDS outputs, which are better suited for driving long traces
where the inherent noise immunity of differential signaling
provides superior performance for clocking converters.
LVDS CLOCK DISTRIBUTION
Low voltage differential signaling (LVDS) is a second
differential output option for the AD9511. LVDS uses a current
mode output stage with several user-selectable current levels.
The normal value (default) for this current is 3.5 mA, which
yields 350 mV output swing across a 100 Ω resistor. The LVDS
outputs meet or exceed all ANSI/TIA/EIA—644 specifications.
LVPECL CLOCK DISTRIBUTION
The low voltage, positive emitter-coupled, logic (LVPECL)
outputs of the AD9511 provide the lowest jitter clock signals
available from the AD9511. The LVPECL outputs (because they
are open emitter) require a dc termination to bias the output
transistors. A simplified equivalent circuit in
A recommended termination circuit for the LVDS outputs is
shown in Figure 58.
05286-
032
3.3V
LVDS
100
Ω
DIFFERENTIAL (COUPLED)
3.3V
LVDS
100
Ω
the LVPECL output stage.
In most applications, a standard LVPECL far-end termination is
recommended, as shown in Figure 56. The resistor network is
designed to match the transmission line impedance (50 Ω) and
the desired switching threshold (1.3 V).
Figure 58. LVDS Output Termination
05286-
030
3.3V
LVPECL
50
Ω
50
Ω
SINGLE-ENDED
(NOT COUPLED)
3.3V
LVPECL
127
Ω
127
Ω
83
Ω
83
Ω
VT = VCC – 1.3V
See Application Note AN-586 on the ADI website at
www.analog.com for more information on LVDS.
POWER AND GROUNDING CONSIDERATIONS AND
POWER SUPPLY REJECTION
Many applications seek high speed and performance under less
than ideal operating conditions. In these application circuits,
the implementation and construction of the PCB is as
important as the circuit design. Proper RF techniques must be
used for device selection, placement, and routing, as well as for
power supply bypassing and grounding to ensure optimum
performance.
Figure 56. LVPECL Far-End Termination
05286-
031
3.3V
LVPECL
DIFFERENTIAL
(COUPLED)
3.3V
LVPECL
100
Ω
0.1nF
200
Ω
200
Ω
Figure 57. LVPECL with Parallel Transmission Line
相关PDF资料
PDF描述
AD9512UCPZ-EP-R7 IC CLOCK DIST 5OUT PLL 48LFCSP
AD9512UCPZ-EP IC CLOCK DIST 5OUT PLL 48LFCSP
AD9513BCPZ-REEL7 IC CLOCK DIST 3OUT PLL 32LFCSP
AD9514BCPZ-REEL7 IC CLOCK DIST 3OUT PLL 32LFCSP
AD9515BCPZ-REEL7 IC CLOCK DIST 2OUT PLL 32LFCSP
相关代理商/技术参数
参数描述
AD9511-VCO/PCB 制造商:Analog Devices 功能描述:EVAL BD FOR AD9511 1.2 GHZ CLOCK DISTRIBUTION IC, PLL CORE,D - Bulk
AD9512 制造商:AD 制造商全称:Analog Devices 功能描述:800 MHz Clock Distribution IC,1.5 GHz Inputs, Dividers, Delay Adjust, Five Outputs
AD9512/PCB 制造商:Analog Devices 功能描述:Evaluation Kit For 1.2 GHZ Clock Distribution IC, 1.6 GHZ Inputs, Dividers, Delay Adjust, Five Outputs 制造商:Analog Devices 功能描述:EVAL KIT FOR 1.2 GHZ CLOCK DISTRIBUTION IC, 1.6 GHZ INPUTS, - Bulk
AD9512/PCBZ 功能描述:BOARD EVAL FOR AD9512 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
AD9512BCPZ 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)