- 您现在的位置：买卖IC网 > PDF目录1194 > ADP1043AFB100EVALZ (Analog Devices Inc)BOARD EVALUATION ADP1043A 100W PDF资料下载
参数资料
| 型号： | ADP1043AFB100EVALZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 47/72页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION ADP1043A 100W |
| 标准包装： | 1 |
| 主要目的： | 电源管理，电源监控器/跟踪器/序列发生器 |
| 已用 IC / 零件： | ADP1043A |
| 主要属性： | * |
| 次要属性： | * |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
ADP1043A
Bits
[1:0]
Name
OVP sampling
R/W
R/W
Description
The OVP flag is set if the average voltage during the OVP sampling period is greater than the OVP
threshold. This OVP flag sampling period is 80 μs. The number of samples can be increased using
these bits. If the number of samples is increased, the average voltage must be greater than the
OVP threshold for each of those cycles. For example, if this value is set to two cycles, the average
voltage must be greater than the OVP threshold for both cycles.
Bit 1
0
0
1
1
Bit 0
0
1
0
1
Additional Sampling (μs)
0 (one sample set s the OVP flag)
80 (two samples set the OVP flag)
160 (three samples set the OVP flag)
240 (four samples set the OVP flag)
Table 47. Register 0x33—VS2 and VS 3 Overvoltage Limit (OVP)
Bits
[7:3]
Name
VS2 and VS3
OVP setting
R/W
R/W
Description
Load overvoltage limit. This limit is programmable from 107.7% to 145.3% of the nominal VS2 or
VS3 voltage; 0x00 corresponds to 107.7%. Each LSB results in an increase of 1.21%. The VS2/VS3
OVP threshold is calculated as follows:
VSx_OVP_Threshold = [(89 + VSx_OVP_Setting )/128] × 1.55 V
For example, if the VS3 OVP setting is 10, then
VS3_OVP_Threshold = [(89 + 10)/128] × 1.55 V = 1.2 V
Setting these bits to 0 gives an OVP limit of 107.7% of the nominal VS2/VS3 voltage.
Setting these bits to 10 gives an OVP limit of 120% of the nominal VS2/VS3 voltage.
Setting these bits to 20 gives an OVP limit of 132% of the nominal VS2/VS3 voltage.
Setting these bits to 31 gives an OVP limit of 145.3% of the nominal VS2/VS3 voltage.
2
Regulating point
R/W
When this bit is set, the ADP1043A regulates from the VS3 node at all times. When this bit is not set,
the ADP1043A uses the VS1 voltage as the regulating point during soft start and when the OrFET is
disabled.
[1:0]
OVP sampling
R/W
The OVP flag is set if the average voltage during the OVP sampling period is greater than the OVP
threshold. This OVP flag sampling period is 80 μs. The number of samples can be increased using
these bits. If the number of samples is increased, the average voltage must be greater than the OVP
threshold for each of those cycles. For example, if this value is set to two cycles, the average
voltage must be greater than the OVP threshold for both cycles.
Bit 1
0
0
1
1
Bit 0
0
1
0
1
Additional Sampling (μs)
0 (one sample sets the OVP flag)
80 (two samples set the OVP flag)
160 (three samples set the OVP flag)
240 (four samples set the OVP flag)
Table 48. Register 0x34—VS1 Undervoltage Limit (UVP)
Bits
7
Name
End of cycle
shutdown
R/W
R/W
Description
This bit is valid only when the OUTAUX pin is used for regulation. When any flag shuts down the
power supply, the OUTAUX PWM is immediately shut down. This bit specifies when the other PWM
outputs are shut down.
1: All other PWM outputs are shut down at the end of the switching cycle.
0: All other PWM outputs are immediately shut down.
[6:0]
VS1 UVP setting
R/W
These bits set the UVP limit to one of 128 settings. The UVP limit can be programmed from 0% to
155% of the nominal VS1 voltage. Each LSB increases the voltage by 155%/128 = 1.21%. In reality,
there are 82 usable settings, which program the UVP threshold from 0% to 100% of the nominal
VS1 voltage. The VS1 UVP threshold is calculated as follows:
VS1_UVP_Threshold = [( VS1_UVP_Setting )/128] × 1.55 V
For example, if the VS1 UVP setting is 60, then
VS1_UVP_Threshold = [60/128] × 1.55 V = 726 mV
Setting these bits to 0 gives a UVP limit of 0% of the nominal VS1 voltage.
Setting these bits to 66 (0x42) gives a UVP limit of 80% of the nominal VS1 voltage.
Setting these bits to 82 (0x52) gives a UVP limit of 100% of the nominal VS1 voltage.
Setting these bits to 127 (0x7F) gives a UVP limit of 155% of the nominal VS1 voltage.
Rev. 0 | Page 47 of 72
相关PDF资料 |
PDF描述 |
|---|---|
| ADP1046-100-EVALZ | BOARD EVAL FOR ADP1046-100 |
| ADP1048-600-EVALZ | BOARD EVAL ADP1048-600 |
| ADP190CB-EVALZ | BOARD EVAL ADP190 |
| ADP191CB-EVALZ | EVAL BOARD FOR ADP191 |
| ADP194CB-EVALZ | BOARD EVAL FOR ADP194ACBZ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP1043AIF300EVALZ | 制造商:Analog Devices 功能描述:ADP1043A 300W EVALUATION BOARD - Boxed Product (Development Kits) |
| ADP1043A-USB-Z | 功能描述:EVAL BOARD DIG POWER SUPPLY RoHS:是 类别:编程器，开发系统 >> 配件 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 标准包装:1 系列:- 附件类型:USB 至 1-Wire? RJ11 适配器 适用于相关产品:1-Wire? 设备 产品目录页面:1429 (CN2011-ZH PDF) |
| ADP1043-EVALZ | 制造商:Analog Devices 功能描述:EVALUATION BOARDS - Bulk |
| ADP1043FB100-EVALZ | 制造商:Analog Devices 功能描述:ADP1043 100W EVALUATION BOARD |
| ADP1045ACPZ-RL | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。