参数资料
型号: ADSP-21365YSWZ-2BA
厂商: ANALOG DEVICES INC
元件分类: 数字信号处理
英文描述: 16-BIT, 55.55 MHz, OTHER DSP, PQFP144
封装: MS-026BFB-HD, LQFP-144
文件页数: 25/56页
文件大小: 2748K
代理商: ADSP-21365YSWZ-2BA
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
Serial Ports
To determine whether communication is possible between two
Serial port signals (SCLK, FS, data channel A, data channel B)
devices at clock speed n, the following specifications must be
are routed to the DAI_P20–1 pins using the SRU. Therefore, the
confirmed: 1) frame sync delay and frame sync setup and hold,
timing specifications provided below are valid at the
2) data delay and data setup and hold, and 3) SCLK width.
DAI_P20–1 pins.
Table 26. Serial Ports—External Clock
Parameter
K and B Grade
Min
Max
Y Grade
Max
Unit
Timing Requirements
tSFSE
1
FS Setup Before SCLK
(Externally Generated FS in Either Transmit or Receive Mode)
tHFSE
1
FS Hold After SCLK
(Externally Generated FS in Either Transmit or Receive Mode)
tSDRE
1
Receive Data Setup Before Receive SCLK
tHDRE
1
Receive Data Hold After SCLK
tSCLKW
SCLK Width
tSCLK
SCLK Period
Switching Characteristics
tDFSE
2
FS Delay After SCLK
(Internally Generated FS in Either Transmit or Receive Mode)
tHOFSE
2
FS Hold After SCLK
(Internally Generated FS in Either Transmit or Receive Mode)
tDDTE
2
Transmit Data Delay After Transmit SCLK
tHDTE
2
Transmit Data Hold After Transmit SCLK
2.5
12
24
9.5
2
9.5
2
11
ns
1 Referenced to sample edge.
2 Referenced to drive edge.
Table 27. Serial Ports—Internal Clock
Parameter
K and B Grade
Min
Max
Y Grade
Max
Unit
Timing Requirements
tSFSI
1
FS Setup Before SCLK
(Externally Generated FS in Either Transmit or Receive Mode)
tHFSI
1
FS Hold After SCLK
(Externally Generated FS in Either Transmit or Receive Mode)
tSDRI
1
Receive Data Setup Before SCLK
tHDRI
1
Receive Data Hold After SCLK
Switching Characteristics
tDFSI
2
FS Delay After SCLK (Internally Generated FS in Transmit Mode)
tHOFSI
2
FS Hold After SCLK (Internally Generated FS in Transmit Mode)
tDFSIR
2
FS Delay After SCLK (Internally Generated FS in Receive Mode)
tHOFSIR
2
FS Hold After SCLK (Internally Generated FS in Receive Mode)
tDDTI
2
Transmit Data Delay After SCLK
tHDTI
2
Transmit Data Hold After SCLK
tSCLKIW
Transmit or Receive SCLK Width
7
2.5
7
2.5
3
–1.0
8
–1.0
3
–1.0
0.5tSCLK – 2
0.5tSCLK + 2
3.5
9.5
4.0
0.5tSCLK + 2
ns
1 Referenced to the sample edge.
2 Referenced to drive edge.
Rev. B
|
Page 31 of 56
|
June 2007
相关PDF资料
PDF描述
ADSP-2181BS-160 24-BIT, 20 MHz, OTHER DSP, PQFP128
ADUC845BCPZ8-3 8-BIT, FLASH, 12.58 MHz, MICROCONTROLLER, QCC56
ADUM2401ARWZ-RL SPECIALTY ANALOG CIRCUIT, PDSO16
AE101MD1CQ TOGGLE SWITCH, SPDT, LATCHED, 2A, 30VDC, THROUGH HOLE-STRAIGHT
AE105SD1CB TOGGLE SWITCH, SPDT, MOMENTARY, 0.02A, 20VDC, THROUGH HOLE-STRAIGHT
相关代理商/技术参数
参数描述
ADSP-21365YSWZ-2CA 功能描述:IC DSP 32BIT 200MHZ EPAD 144LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21366 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21366BBC-1AA 功能描述:数字信号处理器和控制器 - DSP, DSC 333 MHz SHARC with on chipRom RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
ADSP-21366BBCZ-1AA 功能描述:数字信号处理器和控制器 - DSP, DSC 333 MHz SHARC with on chipRom RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
ADSP-21366BSWZ-1AA 功能描述:IC DSP 32BIT 333MHZ EPAD 144LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘