参数资料
型号: ADSP-21365YSWZ-2BA
厂商: ANALOG DEVICES INC
元件分类: 数字信号处理
英文描述: 16-BIT, 55.55 MHz, OTHER DSP, PQFP144
封装: MS-026BFB-HD, LQFP-144
文件页数: 34/56页
文件大小: 2748K
代理商: ADSP-21365YSWZ-2BA
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
GENERAL DESCRIPTION
The ADSP-2136x SHARC processor is a member of the SIMD
SHARC family of DSPs that feature Analog Devices’ Super Har
vard Architecture. The processor is source code-compatible
with the ADSP-2126x and ADSP-2116x DSPs, as well as with
first generation ADSP-2106x SHARC processors in SISD (sin
gle-instruction, single-data) mode. The ADSP-2136x is a
32-bit/40-bit floating-point processor optimized for high
performance automotive audio applications with a large on-
chip SRAM and ROM, multiple internal buses to eliminate I/O
bottlenecks, and an innovative digital audio interface (DAI).
As shown in the functional block diagram on Page 1, the
ADSP-2136x uses two computational units to deliver a signifi
cant performance increase over the previous SHARC processors
on a range of signal processing algorithms. Fabricated in a state-
of-the-art, high speed, CMOS process, the ADSP-2136x proces
sor achieves an instruction cycle time of 3.0 ns at 333 MHz.
With its SIMD computational hardware, the ADSP-2136x can
perform two GFLOPS running at 333 MHz.
Table 2 shows the features of the individual product offerings
and Table 1 shows performance benchmarks for the processors
running at 333 MHz.
Table 1. Benchmarks (at 333 MHz)
Benchmark Algorithm
1024 Point Complex FFT (Radix 4, with reversal) 27.9
μs
FIR Filter (per tap)1
1.5 ns
IIR Filter (per biquad)1
6.0 ns
Matrix Multiply (pipelined)
[3×3] × [3×1]
13.5 ns
[4×4] × [4×1]
23.9 ns
Divide (y/x)
10.5 ns
Inverse Square Root
16.3 ns
1 Assumes two files in multichannel SIMD mode
Speed
(at 333 MHz)
The ADSP-2136x continues SHARC’s industry-leading stan
dards of integration for DSPs, combining a high performance
32-bit DSP core with integrated, on-chip system features.
The block diagram on Page 1, illustrates the following architec
tural features:
Two processing elements, each of which comprises an
ALU, multiplier, shifter, and data register file
Data address generators (DAG1, DAG2)
Program sequencer with instruction cache
PM and DM buses capable of supporting four 32-bit data
transfers between memory and the core at every core pro
cessor cycle
Three programmable interval timers with PWM genera
tion, PWM capture/pulse width measurement, and
external event counter capabilities
On-chip SRAM (3M bit)
On-chip ROM (4M bit)
JTAG test access port
Table 2. ADSP-2136x SHARC Processor Family Features
Feature
ADSP
-2136
2
ADSP
-2136
3
ADSP
-2136
4
ADSP
-2136
5
ADSP
-2136
6
RAM
3M bit
ROM
4M bit
Audio
Decoders in
ROM1
No
Yes
Pulse-Width
Modulation
Yes
S/PDIF
Yes
No
Yes
DTCP2
Yes
No
Yes
No
SRC
Performance
128 dB
No SRC
140 dB
128 dB
1 Audio decoding algorithms include PCM, Dolby Digital EX, Dolby Prologic IIx,
DTS 96/24, Neo:6, DTS ES, MPEG-2 AAC, MP3, and functions like Bass
management, delay, speaker equalization, graphic equalization, and more.
Decoder/post-processor algorithm combination support varies depending upon
the chip version and the system configurations. Please visit www.analog.com for
complete information.
2 The ADSP-21362 and ADSP-21365 processors provide the Digital Transmission
Content Protection protocol, a proprietary security protocol. Contact your
Analog Devices sales office for more information.
The block diagram on Page 7 illustrates the following architec
tural features:
DMA controller
Six full duplex serial ports
Two SPI-compatible interface ports—primary on dedi
cated pins, secondary on DAI pins
8-bit or 16-bit parallel port that supports interfaces to off-
chip memory peripherals
Digital audio interface that includes two precision clock
generators (PCG), an input data port (IDP), an S/PDIF
receiver/transmitter, eight channels asynchronous sample
rate converter, DTCP cipher, six serial ports, eight serial
interfaces, a 20-bit parallel input port, 10 interrupts, six flag
outputs, six flag inputs, three timers, and a flexible signal
routing unit (SRU)
Figure 2 shows a sample SPORT configuration using the preci
sion clock generators to interface with an I2S ADC and an I2S
DAC with a much lower jitter clock than the serial port would
generate itself. Many other SRU configurations are possible.
Rev. B
|
Page 4 of 56
|
June 2007
相关PDF资料
PDF描述
ADSP-2181BS-160 24-BIT, 20 MHz, OTHER DSP, PQFP128
ADUC845BCPZ8-3 8-BIT, FLASH, 12.58 MHz, MICROCONTROLLER, QCC56
ADUM2401ARWZ-RL SPECIALTY ANALOG CIRCUIT, PDSO16
AE101MD1CQ TOGGLE SWITCH, SPDT, LATCHED, 2A, 30VDC, THROUGH HOLE-STRAIGHT
AE105SD1CB TOGGLE SWITCH, SPDT, MOMENTARY, 0.02A, 20VDC, THROUGH HOLE-STRAIGHT
相关代理商/技术参数
参数描述
ADSP-21365YSWZ-2CA 功能描述:IC DSP 32BIT 200MHZ EPAD 144LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21366 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21366BBC-1AA 功能描述:数字信号处理器和控制器 - DSP, DSC 333 MHz SHARC with on chipRom RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
ADSP-21366BBCZ-1AA 功能描述:数字信号处理器和控制器 - DSP, DSC 333 MHz SHARC with on chipRom RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
ADSP-21366BSWZ-1AA 功能描述:IC DSP 32BIT 333MHZ EPAD 144LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘