参数资料
型号: COP8CCR9KMT8
厂商: National Semiconductor
文件页数: 28/111页
文件大小: 0K
描述: IC MCU EEPROM 8BIT 32K 56-TSSOP
标准包装: 34
系列: COP8™ 8C
核心处理器: COP8
芯体尺寸: 8-位
速度: 20MHz
连通性: Microwire/Plus(SPI),UART/USART
外围设备: 欠压检测/复位,POR,PWM,WDT
输入/输出数: 49
程序存储器容量: 32KB(32K x 8)
程序存储器类型: 闪存
RAM 容量: 1K x 8
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 5.5 V
数据转换器: A/D 16x10b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 56-TFSOP(0.240",6.10mm 宽)
包装: 管件
其它名称: *COP8CCR9KMT8
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
The data memory consists of 1024 bytes of RAM. Sixteen bytes of RAM are mapped as “registers” at
addresses 0F0 to 0FF Hex. These registers can be loaded immediately, and also decremented and tested
with the DRSZ (decrement register and skip if zero) instruction. The memory pointer registers X, SP, B
and S are memory mapped into this space at address locations 0FC to 0FF Hex respectively, with the
other registers being available for general usage.
The instruction set permits any bit in memory to be set, reset or tested. All I/O and registers (except A and
PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset
and tested. The accumulator (A) bits can also be directly and individually tested.
Note: RAM contents are undefined upon power-up.
5.4
DATA MEMORY SEGMENT RAM EXTENSION
Data memory address 0FF is used as a memory mapped location for the Data Segment Address Register
(S).
The data store memory is either addressed directly by a single byte address within the instruction, or
indirectly relative to the reference of the B, X, or SP pointers (each contains a single-byte address). This
single-byte address allows an addressing range of 256 locations from 00 to FF hex. The upper bit of this
single-byte address divides the data store memory into two separate sections as outlined previously. With
the exception of the RAM register memory from address locations 00F0 to 00FF, all RAM memory is
memory mapped with the upper bit of the single-byte address being equal to zero. This allows the upper
bit of the single-byte address to determine whether or not the base address range (from 0000 to 00FF) is
extended. If this upper bit equals one (representing address range 0080 to 00FF), then address extension
does not take place. Alternatively, if this upper bit equals zero, then the data segment extension register S
is used to extend the base address range (from 0000 to 007F) from XX00 to XX7F, where XX represents
the 8 bits from the S register. Thus the 128-byte data segment extensions are located from addresses
0100 to 017F for data segment 1, 0200 to 027F for data segment 2, etc., up to FF00 to FF7F for data
segment 255. The base address range from 0000 to 007F represents data segment 0.
Figure 5-1 illustrates how the S register data memory extension is used in extending the lower half of the
base address range (00 to 7F hex) into 256 data segments of 128 bytes each, with a total addressing
range of 32 kbytes from XX00 to XX7F. This organization allows a total of 256 data segments of 128 bytes
each with an additional upper base segment of 128 bytes. Furthermore, all addressing modes are
available for all data segments. The S register must be changed under program control to move from one
data segment (128 bytes) to another. However, the upper base segment (containing the 16 memory
registers, I/O registers, control registers, etc.) is always available regardless of the contents of the S
register, since the upper base segment (address range 0080 to 00FF) is independent of data segment
extension.
The instructions that utilize the stack pointer (SP) always reference the stack as part of the base segment
(Segment 0), regardless of the contents of the S register. The S register is not changed by these
instructions. Consequently, the stack (used with subroutine linkage and interrupts) is always located in the
base segment. The stack pointer will be initialized to point at data memory location 006F as a result of
reset.
The 128 bytes of RAM contained in the base segment are split between the lower and upper base
segments. The first 112 bytes of RAM are resident from address 0000 to 006F in the lower base segment,
while the remaining 16 bytes of RAM represent the 16 data memory registers located at addresses 00F0
to 00FF of the upper base segment. No RAM is located at the upper sixteen addresses (0070 to 007F) of
the lower base segment.
Additional RAM beyond these initial 128 bytes, however, will always be memory mapped in groups of 128
bytes (or less) at the data segment address extensions (XX00 to XX7F) of the lower base segment. The
additional 892 bytes of RAM in this device are memory mapped at address locations 0100 to 017F
through 0700 to 077F hex.
Copyright 2000–2013, Texas Instruments Incorporated
Functional Description
23
Product Folder Links: COP8CBR9 COP8CCR9 COP8CDR9
相关PDF资料
PDF描述
COP8SAA716M8/NOPB IC MCU OTP 8BIT 1K 16-SOIC
CP2101-GMR IC CTRLR BRIDGE USB-UART 28MLP
CP2103-GMR IC CTRLR BRIDGE USB-UART 28MLP
CP2104-F03-GM IC SGL USB-TO-UART BRIDGE 24QFN
CP2105-F01-GM IC SGL USB-DL UART BRIDGE 24QFN
相关代理商/技术参数
参数描述
COP8CCR9LVA7 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
COP8CCR9LVA7/63 制造商:Texas Instruments 功能描述:
COP8CCR9LVA7/63SN 功能描述:闪存 RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel
COP8CCR9LVA7/NOPB 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
COP8CCR9LVA763SN 制造商:National Semiconductor 功能描述:MCU 8-bit COP8 CISC 32KB Flash 5V 68-Pin PLCC