- 您现在的位置：买卖IC网 > PDF目录1908 > COP8CCR9KMT8 (National Semiconductor)IC MCU EEPROM 8BIT 32K 56-TSSOP PDF资料下载
参数资料
| 型号： | COP8CCR9KMT8 |
| 厂商： | National Semiconductor |
| 文件页数： | 61/111页 |
| 文件大小： | 0K |
| 描述： | IC MCU EEPROM 8BIT 32K 56-TSSOP |
| 标准包装： | 34 |
| 系列： | COP8™ 8C |
| 核心处理器： | COP8 |
| 芯体尺寸： | 8-位 |
| 速度： | 20MHz |
| 连通性： | Microwire/Plus（SPI），UART/USART |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 49 |
| 程序存储器容量： | 32KB（32K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 数据转换器： | A/D 16x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 56-TFSOP（0.240"，6.10mm 宽） |
| 包装： | 管件 |
| 其它名称： | *COP8CCR9KMT8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
NOTE
As with the HALT mode, it is necessary to program two NOP's to allow clock
resynchronization upon return from the IDLE mode. The NOP's are placed either at the
beginning of the IDLE Timer interrupt routine or immediately following the “enter IDLE mode”
instruction.
For more information on the IDLE Timer and its associated interrupt, see the description in the Timers
section.
5.12.4 DUAL CLOCK MODE OPERATION
This mode of operation allows for high speed operation of the Core clock and low speed operation of the
Idle Timer. This mode can be entered from either the High Speed mode or the Low Speed mode.
To enter from the High Speed mode, the following sequence must be followed:
1. Software sets the LSON bit to 1.
2. Software waits until the low speed oscillator has stabilized. See Table 5-2.
3. Software sets the DCEN bit to 1.
To enter from the Low Speed mode, the following sequence must be followed:
1. Software sets the HSON bit to 1.
2. Software waits until the high speed oscillator has stabilized. See Table 5-2, Startup Times.
3. Software clears the CCKSEL bit to 0.
5.12.4.1 Dual Clock HALT Mode
The fully static architecture of this device allows the state of the microcontroller to be frozen. This is
accomplished by stopping the high speed clock of the device during the HALT mode. The processor can
be forced to exit the HALT mode and resume normal operation at any time. The low speed clock remains
on during HALT in the Dual Clock mode.
During normal operation, the actual power consumption depends heavily on the clock speed and operating
voltage used in an application and is shown in the Electrical Specifications. In the HALT mode, the device
only draws a small leakage current, plus current for the BOR feature (if enabled), plus the 32 kHz
oscillator current, plus any current necessary for driving the outputs. Since total power consumption is
affected by the amount of current required to drive the outputs, all I/Os should be configured to draw
minimal current prior to entering the HALT mode, if possible.
5.12.4.1.1 Entering The Dual Clock Halt Mode
The device enters the HALT mode under software control when the Port G data register bit 7 is set to 1.
All processor action stops in the middle of the next instruction cycle, and power consumption is reduced to
a very low level. In order to expedite exit from HALT, the low speed oscillator is left running when the
device is Halted in the Dual Clock mode. However, the Idle Timer will not be clocked.
5.12.4.1.2 Exiting The Dual Clock Halt Mode
When the HALT mode is entered by setting bit 7 of the Port G data register, there is a choice of methods
for exiting the HALT mode: a chip Reset using the RESET pin or a Multi-Input Wake-up. The Reset
method and Multi-Input Wake-up method can be used with any clock option.
5.12.4.1.3 HALT Exit Using Reset
A device Reset, which is invoked by a low-level signal on the RESET input pin, takes the device out of the
Dual Clock mode and puts it into the High Speed mode.
Copyright 2000–2013, Texas Instruments Incorporated
Functional Description
53
相关PDF资料 |
PDF描述 |
|---|---|
| COP8SAA716M8/NOPB | IC MCU OTP 8BIT 1K 16-SOIC |
| CP2101-GMR | IC CTRLR BRIDGE USB-UART 28MLP |
| CP2103-GMR | IC CTRLR BRIDGE USB-UART 28MLP |
| CP2104-F03-GM | IC SGL USB-TO-UART BRIDGE 24QFN |
| CP2105-F01-GM | IC SGL USB-DL UART BRIDGE 24QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COP8CCR9LVA7 | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| COP8CCR9LVA7/63 | 制造商:Texas Instruments 功能描述: |
| COP8CCR9LVA7/63SN | 功能描述:闪存 RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
| COP8CCR9LVA7/NOPB | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| COP8CCR9LVA763SN | 制造商:National Semiconductor 功能描述:MCU 8-bit COP8 CISC 32KB Flash 5V 68-Pin PLCC |
发布紧急采购，3分钟左右您将得到回复。