- 您现在的位置：买卖IC网 > PDF目录1908 > COP8CCR9KMT8 (National Semiconductor)IC MCU EEPROM 8BIT 32K 56-TSSOP PDF资料下载
参数资料
| 型号： | COP8CCR9KMT8 |
| 厂商： | National Semiconductor |
| 文件页数： | 82/111页 |
| 文件大小： | 0K |
| 描述： | IC MCU EEPROM 8BIT 32K 56-TSSOP |
| 标准包装： | 34 |
| 系列： | COP8™ 8C |
| 核心处理器： | COP8 |
| 芯体尺寸： | 8-位 |
| 速度： | 20MHz |
| 连通性： | Microwire/Plus（SPI），UART/USART |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 49 |
| 程序存储器容量： | 32KB（32K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 数据转换器： | A/D 16x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 56-TFSOP（0.240"，6.10mm 宽） |
| 包装： | 管件 |
| 其它名称： | *COP8CCR9KMT8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页当前第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
5.14.1.1.5 Busy Bit
The ADBSY bit of the ENAD register is used to control starting and stopping of the A/D conversion. When
ADBSY is cleared, the prescale logic is disabled and the A/D clock is turned off, drawing minimal power.
Setting the ADBSY bit starts the A/D clock and initiates a conversion based on the values currently in the
ENAD register. Normal completion of an A/D conversion clears the ADBSY bit and turns off the A/D
Converter.
If the user wishes to restart a conversion which is already in progress, this can be accomplished only by
writing a zero to the ADBSY bit to stop the current conversion and then by writing a one to ADBSY to start
a new conversion. This can be done in two consecutive instructions.
5.14.1.2 A/D Result Registers
There are two result registers for the A/D converter: the high 8 bits of the result and the low 2-bits of the
result. The format of these registers is shown in Figure 5-21, Figure 5-22. Both registers are read/write
registers, but in normal operation, the hardware writes the value into the register when the conversion is
complete and the software reads the value. Both registers are undefined upon Reset. They hold the
previous value until a new conversion overwrites them. When reading ADRSTL, bits 5-0 will read as 0.
Table 5-23. ADRSTH
Bit 7
Bit 0
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Table 5-24. ADRSTL
Bit 7
Bit 0
Bit 1
Bit 0
0
5.14.2 A/D OPERATION
The A/D conversion is completed within fifteen A/D converter clocks. The A/D Converter interface works
as follows. Setting the ADBSY bit in the A/D control register ENAD initiates an A/D conversion. The
conversion sequence starts at the beginning of the write to ENAD operation which sets ADBSY, thus
powering up the A/D. At the first edge of the Converter clock following the write operation, the sample
signal turns on for three clock cycles. At the end of the conversion, the internal conversion complete signal
will clear the ADBSY bit and power down the A/D. The A/D 10-bit result is immediately loaded into the A/D
result registers (ADRSTH and ADRSTL) upon completion.
Inadvertent changes to the ENAD register during conversion are prevented by the control logic of the A/D.
Any attempt to write any bit of the ENAD Register except ADBSY, while ADBSY is a one, is ignored.
ADBSY must be cleared either by completion of an A/D conversion or by the user before the prescaler,
conversion mode or channel select values can be changed. After stopping the current conversion, the
user can load different values for the prescaler, conversion mode or channel select and start a new
conversion in one instruction.
5.14.2.1 Prescaler
The A/D Converter (A/D) contains a prescaler option that allows two different clock speed selections as
shown in Table 5-22. The A/D clock frequency is equal to MCLK divided by the prescaler value. Note that
the prescaler value must be chosen such that the A/D clock falls within the specified range. The maximum
A/D frequency is 1.25 MHz. This equates to a 800 ns A/D clock cycle.
72
Functional Description
Copyright 2000–2013, Texas Instruments Incorporated
相关PDF资料 |
PDF描述 |
|---|---|
| COP8SAA716M8/NOPB | IC MCU OTP 8BIT 1K 16-SOIC |
| CP2101-GMR | IC CTRLR BRIDGE USB-UART 28MLP |
| CP2103-GMR | IC CTRLR BRIDGE USB-UART 28MLP |
| CP2104-F03-GM | IC SGL USB-TO-UART BRIDGE 24QFN |
| CP2105-F01-GM | IC SGL USB-DL UART BRIDGE 24QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COP8CCR9LVA7 | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| COP8CCR9LVA7/63 | 制造商:Texas Instruments 功能描述: |
| COP8CCR9LVA7/63SN | 功能描述:闪存 RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
| COP8CCR9LVA7/NOPB | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| COP8CCR9LVA763SN | 制造商:National Semiconductor 功能描述:MCU 8-bit COP8 CISC 32KB Flash 5V 68-Pin PLCC |
发布紧急采购，3分钟左右您将得到回复。