- 您现在的位置：买卖IC网 > PDF目录1908 > COP8CCR9KMT8 (National Semiconductor)IC MCU EEPROM 8BIT 32K 56-TSSOP PDF资料下载
参数资料
| 型号： | COP8CCR9KMT8 |
| 厂商： | National Semiconductor |
| 文件页数： | 43/111页 |
| 文件大小： | 0K |
| 描述： | IC MCU EEPROM 8BIT 32K 56-TSSOP |
| 标准包装： | 34 |
| 系列： | COP8™ 8C |
| 核心处理器： | COP8 |
| 芯体尺寸： | 8-位 |
| 速度： | 20MHz |
| 连通性： | Microwire/Plus（SPI），UART/USART |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 49 |
| 程序存储器容量： | 32KB（32K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 数据转换器： | A/D 16x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 56-TFSOP（0.240"，6.10mm 宽） |
| 包装： | 管件 |
| 其它名称： | *COP8CCR9KMT8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页当前第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
Table 5-7. PGMTIM Register Format (continued)
PGMTIM
Register Bit
CKI Frequency Range
7
6
5
4
3
2
1
0
0
1
0
1
2 MHz–2.67 MHz
0
1
0
1
0
1
0
2.625 MHz–3.5 MHz
0
1
0
1
0
1
3.5 MHz–4.67 MHz
0
1
0
1
4.5 MHz–6 MHz
0
1
0
1
6 MHz–8 MHz
0
1
0
1
7.5 MHz–10 MHz
R
R/W
5.10.4 MANEUVERING BACK AND FORTH BETWEEN FLASH MEMORY AND BOOT ROM
When using ISP, at some point, it will be necessary to maneuver between the flash program memory and
the Boot ROM, even when using customized ISP routines. This is because it's not possible to execute
from the flash program memory while it's being programmed.
Two instructions are available to perform the jumping back and forth: Jump to Boot (JSRB) and Return to
Flash (RETF). The JSRB instruction is used to jump from flash memory to Boot ROM, and the RETF is
used to return from the Boot ROM back to the flash program memory. See Instruction Set for specific
details on the operation of these instructions.
The JSRB instruction must be used in conjunction with the Key register. This is to prevent jumping to the
Boot ROM in the event of run-away software. For the JSRB instruction to actually jump to the Boot ROM,
the Key bit must be set. This is done by writing the value shown in Table 5-8 to the Key register. The Key
is a 6 bit key and if the key matches, the KEY bit will be set for 8 instruction cycles. The JSRB instruction
must be executed while the KEY bit is set. If the KEY does not match, then the KEY bit will not be set and
the JSRB will jump to the specified location in the flash memory. In emulation mode, if a breakpoint is
encountered while the KEY is set, the counter that counts the instruction cycles will be frozen until the
breakpoint condition is cleared. If an interrupt occurs while the key is set, the key will expire before
interrupt service is complete. It is recommended that the software globally disable interrupts before setting
the key. The Key register is a memory mapped register. Its format when writing is shown in Table 5-8. In
normal operation, it is not necessary to test the KEY bit before using the JSRB instruction. The additional
instructions required to test the key may cause the key to time-out before the JSRB can be executed.
Table 5-8. KEY Register Write Format
KEY When Writing
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
1
0
1
0
X
Bits 7–2:
Key value that must be written to set the KEY bit.
Bits 1–0:
Don't care.
5.10.5 FORCED EXECUTION FROM BOOT ROM
When the user is developing a customized ISP routine, code lockups due to software errors may be
encountered. The normal, and preferred, method to recover from these conditions is to reprogram the
device with the corrected code by either an external parallel programmer or the emulation tools. As a last
resort, when this equipment is not available, there is a hardware method to get out of these lockups and
force execution from the Boot ROM MICROWIRE/PLUS routine. The customer will then be able to erase
the Flash Memory code and start over.
Copyright 2000–2013, Texas Instruments Incorporated
Functional Description
37
相关PDF资料 |
PDF描述 |
|---|---|
| COP8SAA716M8/NOPB | IC MCU OTP 8BIT 1K 16-SOIC |
| CP2101-GMR | IC CTRLR BRIDGE USB-UART 28MLP |
| CP2103-GMR | IC CTRLR BRIDGE USB-UART 28MLP |
| CP2104-F03-GM | IC SGL USB-TO-UART BRIDGE 24QFN |
| CP2105-F01-GM | IC SGL USB-DL UART BRIDGE 24QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COP8CCR9LVA7 | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| COP8CCR9LVA7/63 | 制造商:Texas Instruments 功能描述: |
| COP8CCR9LVA7/63SN | 功能描述:闪存 RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
| COP8CCR9LVA7/NOPB | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| COP8CCR9LVA763SN | 制造商:National Semiconductor 功能描述:MCU 8-bit COP8 CISC 32KB Flash 5V 68-Pin PLCC |
发布紧急采购，3分钟左右您将得到回复。