- 您现在的位置：买卖IC网 > PDF目录170654 > DAC5688IRGCTG4 (TEXAS INSTRUMENTS INC) PARALLEL, WORD INPUT LOADING, 0.0104 us SETTLING TIME, 16-BIT DAC, PQCC64 PDF资料下载
参数资料
| 型号： | DAC5688IRGCTG4 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | DAC |
| 英文描述： | PARALLEL, WORD INPUT LOADING, 0.0104 us SETTLING TIME, 16-BIT DAC, PQCC64 |
| 封装： | 9 X 9 MM, GREEN, PLASTIC, VQFN-64 |
| 文件页数： | 26/56页 |
| 文件大小： | 1321K |
| 代理商： | DAC5688IRGCTG4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
X
X
Q(t)
I(t)
11
10
qmc_gaina(10:0)
qmc_gain b (10:0)
qmc _phase (9 :0)
S
13
qmb_offset
{-4096, - 4095, … ,4095}
qma_offset
{-4096, - 4095, … ,4095}
I
Q
S
SLLS880C – DECEMBER 2007 – REVISED AUGUST 2010
www.ti.com
Quadrature Modulator Correction (QMC)
The Quadrature Modulator Correction (QMC) block provides a means for adjusting the gain and phase of the
complex signal. At a quadrature modulator output, gain and phase imbalances result in an undesired sideband
signal.
The block diagram for the QMC is shown in Figure 30. The QMC block contains 3 programmable parameters:
qmc_gaina(10:0), qmc_gainb(10:0) and qmc_phase(9:0).
Registers qmc_gaina(10:0) and qmc_gainb(10:0) control the I and Q path gains and are 11 bit values with a
range of 0 to approximately 2. This value is used to scale the signal range. Register qmc_phase(9:0) controls the
phase imbalance between I and Q and is a 10-bit value that ranges from –1/8 to approximately +1/8. This value
is multiplied by each Q sample then summed into the I sample path. This operation is a simplified approximation
of a true phase rotation and covers the range from –7.5 to +7.5 degrees in 1024 steps.
Figure 30. QMC Block Diagram
DAC Offset Control
The qmc_offseta(12:0) and qmc_offsetb(12:0) values can be used to independently adjust the I and Q path DC
offsets. Both offset values are in represented in 2s-complement format with a range from –4096 to 4095.
The offset value adds a digital offset to the digital data before digital-to-analog conversion. Since the offset is
added directly to the data it may be necessary to back off the signal to prevent saturation. Both data and offset
values are LSB aligned.
Figure 31. DAC Offset Block
32
Copyright 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): DAC5688
相关PDF资料 |
PDF描述 |
|---|---|
| DAC702LH | PARALLEL, WORD INPUT LOADING, 4 us SETTLING TIME, 16-BIT DAC, CDIP24 |
| DAC7545KUG4 | PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| DAC7545JP | PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDIP20 |
| DAC7545KP | PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDIP20 |
| DAC7554IDGSR | SERIAL INPUT LOADING, 5 us SETTLING TIME, 12-BIT DAC, PDSO10 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DAC5689 | 制造商:TI 制造商全称:Texas Instruments 功能描述:16-BIT 800 MSPS 2x-8x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC) |
| DAC5689EVM | 功能描述:数据转换 IC 开发工具 DAC5689 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| DAC5689IRGCR | 功能描述:数模转换器- DAC 16B,800MSPS 2x-8x Int Dual-Channel DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| DAC5689IRGCT | 功能描述:数模转换器- DAC 16B,800MSPS 2x-8x Int Dual-Channel DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| DAC56P | 制造商:TI 制造商全称:Texas Instruments 功能描述:Monolithic 16-Bit Resolution DIGITAL-TO-ANALOG CONVERTER |
发布紧急采购，3分钟左右您将得到回复。