参数资料
型号: DAC5688IRGCTG4
厂商: TEXAS INSTRUMENTS INC
元件分类: DAC
英文描述: PARALLEL, WORD INPUT LOADING, 0.0104 us SETTLING TIME, 16-BIT DAC, PQCC64
封装: 9 X 9 MM, GREEN, PLASTIC, VQFN-64
文件页数: 28/56页
文件大小: 1321K
代理商: DAC5688IRGCTG4
CLK 2
CLKO _ CLK 1
(output )
t d(CLKO)
DA [0 : 15 ]
DB [0 : 15 ]
ts
th
CLK0_CLK1
(inputoroutput)
DA [0 :15 ]
DB [0 :15 ]
t s
th
SLLS880C – DECEMBER 2007 – REVISED AUGUST 2010
www.ti.com
EXTERNAL CLOCK MODE
In EXTERNAL CLOCK MODE, the user provides a clock signal at the DAC output sample rate through CLK2/C.
The CLKO_CLK1 pin is configured as an output in this mode and will toggle at a required frequency for the
configured interpolation rate and data mode. The CLKO_CLK1 clock can be used to drive the input data source
(such as digital upconverter) that sends the data to the DAC. Note that the CKO_CLK1 delay relative to the input
CLK2 rising edge (td(CLKO) in Figure 33) will increase with increasing loads.
Figure 33. EXTERNAL CLOCK MODE Timing Diagram
PLL CLOCK MODE
In PLL CLOCK MODE, the user provides an external reference clock to the CLK2/C input pins. Refer to
Figure 34. An internal clock multiplying PLL uses the lower-rate reference clock to generate a high-rate clock for
the DAC. This function is very useful when a high-rate clock is not already available at the system level;
however, the internal VCO phase noise in PLL Clock Mode may degrade the quality of the DAC output signal
when compared to an external low jitter clock source.
Figure 34. PLL CLOCK MODE Timing Diagram
The internal PLL has a type four phase-frequency detector (PFD) comparing the CLK2/C reference clock with a
feedback clock to drive a charge pump controlling the VCO operating voltage and maintaining synchronization
between the two clocks. An external low-pass filter is required to control the loop response of the PLL. See the
Low-Pass Filter section for the filter setting calculations. This is the only mode where the LPF filter applies.
The input reference clock N-Divider is selected by CONFIG29 PLL_n(2:0) for values of ÷1, ÷2, ÷4 or ÷8. The
VCO feedback clock M-Divider is selected by CONFIG29 PLL_m(4:0) for values of ÷1, ÷2, ÷4, ÷8, ÷16 or ÷32.
The combination of M-Divider and N-Divider form the clock multiplying ratio of M/N. If the reference clock
frequency is greater than 160MHz, use a N-Divider of ÷2, ÷4 or ÷8 to avoid exceeding the maximum PFD
operating frequency.
For DAC sample rates less than the maximum VCO operating frequency of 910/2 or 455 MHz. The phase noise
of PLL may improved by using the output divider via CONFIG30 VCO_div2. If not using the PLL, clear
CONFIG26 PLL_ena and set CONFIG26 PLL_sleep to reduce power consumption. In some cases, it may be
useful to reset the VCO control voltage by toggling CONFIG30 PLL_LPF_reset.
34
Copyright 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): DAC5688
相关PDF资料
PDF描述
DAC702LH PARALLEL, WORD INPUT LOADING, 4 us SETTLING TIME, 16-BIT DAC, CDIP24
DAC7545KUG4 PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDSO20
DAC7545JP PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDIP20
DAC7545KP PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDIP20
DAC7554IDGSR SERIAL INPUT LOADING, 5 us SETTLING TIME, 12-BIT DAC, PDSO10
相关代理商/技术参数
参数描述
DAC5689 制造商:TI 制造商全称:Texas Instruments 功能描述:16-BIT 800 MSPS 2x-8x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5689EVM 功能描述:数据转换 IC 开发工具 DAC5689 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
DAC5689IRGCR 功能描述:数模转换器- DAC 16B,800MSPS 2x-8x Int Dual-Channel DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube
DAC5689IRGCT 功能描述:数模转换器- DAC 16B,800MSPS 2x-8x Int Dual-Channel DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube
DAC56P 制造商:TI 制造商全称:Texas Instruments 功能描述:Monolithic 16-Bit Resolution DIGITAL-TO-ANALOG CONVERTER