www.ti.com
SLLS880C – DECEMBER 2007 – REVISED AUGUST 2010
REVISION HISTORY
NOTE: Page numbers of previous versions may differ from current version.
Changes from Revision A (March 2008) to Revision B
Page
Changed Dual-Channel to first of title ...................................................................................................................................
1Changed sin(x)/x from upper case to lower case .................................................................................................................
1Added sentence to DESCRIPTION section.."The DAC5688....multiplying PLL." .................................................................
1Changed to join last column 2 bottom rows as one ..............................................................................................................
1Deleted "and External" from description of pin 25 ................................................................................................................
3Added sentence to description of pin 1 ................................................................................................................................
3Added sentence to description of pin 10,39,50,63 ...............................................................................................................
3Added text to description of TXENABLE, pin 6 ....................................................................................................................
3Deleted part of condition - Measured differential....to AVDD ................................................................................................
5Changed min value from 1.71 to 1.7, max value from 2.15 to 1.9 .......................................................................................
5Deleted min value -0.2 and max value 0.2, and added typ value of +/-0.2 ..........................................................................
5Deleted "PLL = off" from 7 rows of Digital Latency description ............................................................................................
6Changed test conditions "NCO off" to "NCO on"; last row of Digital Latency, 2 places .......................................................
6Changed test conditions "NCO off" to "NCO" on next to last row of Digital Latency; and "QMC off" to "QMC on" .............
6Deleted min value -40 and max value 40 and added +/-20 to typ value in IIH row .............................................................
7Deleted min value -40 and max value 40 and added +/-20 to typ value in IIL row ..............................................................
7Deleted 0.22xIOVDD from max value and added 0.5 in row of VOL ...................................................................................
7Added 2 notes to EC digital specifications table ..................................................................................................................
7Changed sentence in Offset Error: under TEST METHODOLOGY ...................................................................................
14Added new register map table under REGISTER DESCRIPTIONS section ......................................................................
15Changed text in Register STATUS0 ...................................................................................................................................
16Changed Bit 0 of Register CONFIG2 from 0 to 1 ...............................................................................................................
17Changed text of Register CONFIG3 description ................................................................................................................
17Changed text of Register CONFIG4 description ................................................................................................................
17Deleted "Reserved" explanation from Register CONFIG5 description. ..............................................................................
18Changed phaseoffset(15:0) to phaseoffset(15:8) in Register CONFIG7 description .........................................................
18Changed "Phaseadd(31:0)" to "phaseadd(31:24)" in Register CONFIG11 description .....................................................
19Deleted explanatory "Note" from Register CONFG14 description .....................................................................................
20Added text to Register CONFIG20 description. ..................................................................................................................
21Added text to Register CONFIG21 description. ..................................................................................................................
21Changed "Default 0x00" to "Default 0x15" for Register CONFIG23 Address ....................................................................
22Changed text in Register CONFIG23 description ...............................................................................................................
22Changed Register CONFIG28 description from "Reserved(7:0)" to "cleared" ...................................................................
23Deleted "cleared" in description for Register CONFG28 ....................................................................................................
23Deleted explanatory NOTE from Register CONFIG30 description. ....................................................................................
24Added sentence to 1st paragraph of section "SERIAL INTERFACE" description. .............................................................
25Changed graphic entity for Figure 22, Magnitude Spectrum for FIR1 ................................................................................
28Changed text in section "Full Complex Mixer (FMIX)." .......................................................................................................
31Changed QOUT equation in Full Complex Mixer (FMIX) section. ........................................................................................ 31 Changed description for section "Quadrature Modulator Correction (QMC)." ....................................................................
32Changed description for section "DAC Offset Control." ......................................................................................................
32Changed text in section "DUAL SYNCHRONOUS CLOCK MODE." .................................................................................
33Added text in section "DUAL CLOCK MODE." ...................................................................................................................
33Copyright 2007–2010, Texas Instruments Incorporated
47