参数资料
型号: DAC5688IRGCTG4
厂商: TEXAS INSTRUMENTS INC
元件分类: DAC
英文描述: PARALLEL, WORD INPUT LOADING, 0.0104 us SETTLING TIME, 16-BIT DAC, PQCC64
封装: 9 X 9 MM, GREEN, PLASTIC, VQFN-64
文件页数: 54/56页
文件大小: 1321K
代理商: DAC5688IRGCTG4
CLK 2
1
0.55
2f
-
www.ti.com
SLLS880C – DECEMBER 2007 – REVISED AUGUST 2010
ELECTRICAL CHARACTERISTICS (DIGITAL SPECIFICATIONS)
Over recommended operating free-air temperature range, AVDD, IOVDD = 3.3V, DVDD, CLKVDD = 1.8V.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
CMOS INTERFACE: SDO, SDIO, SCLK, SDENB, RESETB, DA[15:0], DB[15:0], SYNC, TXENABLE, CLKO_CLK1, LOCK_CLK1C
CONFIG26 io_1p8_3p3 = 0 (3.3V levels)
2.30
VIH
High-level input voltage
V
CONFIG26 io_1p8_3p3 = 1 (1.8V levels)
1.25
CONFIG26 io_1p8_3p3 = 0 (3.3V levels)
1.00
VIL
Low-level input voltage
V
CONFIG26 io_1p8_3p3 = 1 (1.8V levels)
0.54
IIH
High-level input current
±20
mA
IIL
Low-level input current
±20
mA
CI
CMOS Input capacitance
2
pF
SDO, SDIO
ILOAD = –100 mA
IOVDD
– 0.2
VOH
V
SDO, SDIO
ILOAD = –2 mA
0.8 ×
IOVDD
SDO, SDIO
ILOAD = 100 mA
0.2
VOL
V
SDO, SDIO
ILOAD = 2 mA
0.5
Input data rate
0
250
MSPS
ts(SDENB)
Setup time, SDENB to rising edge of SCLK
20
ns
ts(SDIO)
Setup time, SDIO valid to rising edge of SCLK
10
ns
th(SDIO)
Hold time, SDIO valid to rising edge of SCLK
5
ns
tSCLK
Period of SCLK
100
ns
tSCLKH
High time of SCLK
40
ns
tSCLK
Low time of SCLK
40
ns
td(Data)
Data output delay after falling edge of SCLK
10
ns
tRESET
Minimum RESETB pulse width
25
ns
TIMING PARALLEL DATA INPUT: (DUAL CLOCK and DUAL SYNCHRONOUS CLOCK MODES: Figure 32)
ts
Setup time
1
ns
CLK1/C = input
th
Hold time
1
ns
Max timing offset between CLK1 and CLK2
DUAL SYNCHRONOUS BUS MODE only
t_align
ns
rising edges
(Typical characteristic)
TIMING PARALLEL DATA INPUT (EXTERNAL CLOCK MODE: Figure 33 and PLL CLOCK MODE: Figure 34)
ts
Setup time
1
ns
CLKO_CLK1 = input or output. Note: Delay
th
Hold time
time increases with higher capacitive
1
ns
loads.
td(CLKO)
Delay time
4.5
ns
CLOCK INPUT (CLK2/CLK2C)
CLK2/C Duty cycle
40%
60%
CLK2/C Differential voltage(1)
0.4
1
V
CLK2/C Input common mode
2/3 ×
V
CLKVDD
CLK2C Input Frequency
800
MHz
CLOCK INPUT (CLK1/CLK1C)
CLK1/C Duty cycle
40%
60%
CLK1/C Differential voltage
0.4
1.0
V
CLK1/C Input common mode
IOVDD
V
/2
CLK1/C Input Frequency
250
MHz
CLOCK OUTPUT (CLKO)
CLKO Output Frequency(2)
with 3pF load
160
MHz
(1)
Driving the clock input with a differential voltage lower than 1V will result in degraded performance.
(2)
Specified by design and simulation. Not production tested. It is recommended to buffer CLKO.
Copyright 2007–2010, Texas Instruments Incorporated
7
Product Folder Link(s): DAC5688
相关PDF资料
PDF描述
DAC702LH PARALLEL, WORD INPUT LOADING, 4 us SETTLING TIME, 16-BIT DAC, CDIP24
DAC7545KUG4 PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDSO20
DAC7545JP PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDIP20
DAC7545KP PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDIP20
DAC7554IDGSR SERIAL INPUT LOADING, 5 us SETTLING TIME, 12-BIT DAC, PDSO10
相关代理商/技术参数
参数描述
DAC5689 制造商:TI 制造商全称:Texas Instruments 功能描述:16-BIT 800 MSPS 2x-8x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5689EVM 功能描述:数据转换 IC 开发工具 DAC5689 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
DAC5689IRGCR 功能描述:数模转换器- DAC 16B,800MSPS 2x-8x Int Dual-Channel DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube
DAC5689IRGCT 功能描述:数模转换器- DAC 16B,800MSPS 2x-8x Int Dual-Channel DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube
DAC56P 制造商:TI 制造商全称:Texas Instruments 功能描述:Monolithic 16-Bit Resolution DIGITAL-TO-ANALOG CONVERTER