- 您现在的位置：买卖IC网 > PDF目录381697 > DDRSDRAM (SAMSUNG SEMICONDUCTOR CO. LTD.) DDR SDRAM Specification Version 0.61 PDF资料下载
参数资料
| 型号： | DDRSDRAM |
| 厂商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | DDR SDRAM Specification Version 0.61 |
| 中文描述： | DDR SDRAM的规格版本0.61 |
| 文件页数： | 19/49页 |
| 文件大小： | 750K |
| 代理商： | DDRSDRAM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
- 19 of 63 -
REV. 0.61 August 9. '99
128Mb DDR SDRAM
Target
3.2.5 Row Active
The Bank Activation command is issued by holding CAS and WE high with CS and RAS low at the rising
edge of the clock(CK). The DDR SDRAM has four independent banks, so two Bank Select addresses(BA0,
BA1) are required. The Bank Activation command must be applied before any Read or Write operation is exe-
cuted. The delay from the Bank Activation command to the first read or write command must meet or exceed
the minimum of RAS to CAS delay time(tRCD min). Once a bank has been activated, it must be precharged
before another Bank Activation command can be applied to the same bank. The minimum time interval
between interleaved Bank Activation commands(Bank A to Bank B and vice versa) is the Bank to Bank delay
time(tRRD min).
Address
Command
RAS-CAS delay(
t
RCD
)
Bank A
Bank Activation Command Cycle
(CAS Latency = 2)
Bank A
Row Addr.
Bank A
Col. Addr.
Write A
Precharge
NOP
RAS-RAS delay time(
t
RRD
)
Bank B
Row Addr.
Bank A
Row. Addr.
Bank B
Bank A
NOP
ROW Cycle Time(
t
RC
)
Tn
Tn+1
Tn+2
2
0
1
: Don
′
t care
CK
CK
3.2.6 Read Bank
3.2.7 Write Bank
This command is used after the row activate command to initiate the burst read of data. The read command
is initiated by activating RAS, CS, CAS, and deasserting WE at the same clock sampling(rising) edge as
described in the command truth table. The length of the burst and the CAS latency time will be determined by
the values programmed during the MRS command.
This command is used after the row activate command to initiate the burst write of data. The write com-
mand is initiated by activating RAS, CS, CAS, and WE at the same clock sampling(rising) edge as described in
the command truth table. The length of the burst will be determined by the values programmed during the
MRS command.
Figure 8. Bank activation command cycle timing
相关PDF资料 |
PDF描述 |
|---|---|
| DDTA113TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
| DDTA114TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
| DDTA115TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
| DDTA123TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
| DDTA124TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DDRSDRAM1111 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:DDR SDRAM Specification Version 1.0 |
| DDR-SJE-Q2 | 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin |
| DDR-SJE-Q2R-1 | 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin |
| DDR-SJE-R1 | 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin |
| DDR-SJE-R2 | 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin |
发布紧急采购，3分钟左右您将得到回复。