参数资料
型号: DDRSDRAM
厂商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: DDR SDRAM Specification Version 0.61
中文描述: DDR SDRAM的规格版本0.61
文件页数: 2/49页
文件大小: 750K
代理商: DDRSDRAM
- 2 of 63 -
REV. 0.61 August 9. '99
128Mb DDR SDRAM
Target
Revision History
Version 0 (May, 1998)
- First version for internal review
Version 0.1(June, 1998)
- Added x4 organization
Version 0.2(Sep,1998)
1. Added "Issue prcharge command for all banks of the device" as the fourth step of power-up squence.
2. In power down mode timing diagram, NOP condition is added to precharge power down exit.
Version 0.3(Dec,1998)
- Added QFC Function.
-
Added DC current value
- Reduce I/O capacitance values
Version 0.4(Feb,1999)
-Added DDR SDRAM history for reference(refer to the following page)
-Added low power version DC spec
Version 0.5(Apr,1999)
-Revised following first showing for JEDEC standard
-
Added DC target current based on new DC test condition
Version 0.6(July 1,1999)
1.Modified binning policy
From To
-Z (133Mhz) -Z (133Mhz/266Mbps@CL=2)
-8 (125Mhz) -Y (133Mhz/266Mbps@CL=2.5)
-0 (100Mhz) -0 (100Mhz/200Mbps@CL=2)
2.Modified the following AC spec values
*1
: Changed description method for the same functionality. This means no difference from the previous version.
3.Changed the following AC parameter symbol
From. To.
Output data access time from CK/CK tDQCK tAC
Version 0.61(August 9,1999)
- Changed the some values of "write with auto precharge" table for different bank in page 30.
From.
To.
-Z
-0
-Z
-Y
-0
tAC
+/- 0.75ns
+/- 1ns
+/- 0.75ns
+/- 0.75ns
+/- 0.8ns
tDQSCK
+/- 0.75ns
+/- 1ns
+/- 0.75ns
+/- 0.75ns
+/- 0.8ns
tDQSQ
+/- 0.5ns
+/- 0.75ns
+/- 0.5ns
+/- 0.5ns
+/- 0.6ns
tDS/tDH
0.5 ns
0.75 ns
0.5 ns
0.5 ns
0.6 ns
tCDLR
*1
tPRE
*1
tRPST
*1
tHZQ
*1
2.5tCK-tDQSS
2.5tCK-tDQSS
1tCK
1tCK
1tCK
1tCK +/- 0.75ns
1tCK +/- 1ns
0.9/1.1 tCK
0.9/1.1 tCK
0.9/1.1 tCK
tCK/2 +/- 0.75ns
tCK/2 +/- 1ns
0.4/0.6 tCK
0.4/0.6 tCK
0.4/0.6 tCK
tCK/2 +/- 0.75ns
tCK/2 +/- 1ns
+/- 0.75ns
+/- 0.75ns
+/-0.8ns
Asserted
command
For Different Bank
3
4
Old
New
Old
New
Read
Legal
Illegal
Legal
Illegal
Read + AP
*1
Legal
Illegal
Legal
Illegal
相关PDF资料
PDF描述
DDTA113TCA-7-F PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR
DDTA114TCA-7-F PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR
DDTA115TCA-7-F PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR
DDTA123TCA-7-F PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR
DDTA124TCA-7-F PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR
相关代理商/技术参数
参数描述
DDRSDRAM1111 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:DDR SDRAM Specification Version 1.0
DDR-SJE-Q2 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin
DDR-SJE-Q2R-1 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin
DDR-SJE-R1 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin
DDR-SJE-R2 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin