- 您现在的位置：买卖IC网 > PDF目录381697 > DDRSDRAM (SAMSUNG SEMICONDUCTOR CO. LTD.) DDR SDRAM Specification Version 0.61 PDF资料下载
参数资料
| 型号： | DDRSDRAM |
| 厂商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | DDR SDRAM Specification Version 0.61 |
| 中文描述： | DDR SDRAM的规格版本0.61 |
| 文件页数： | 28/49页 |
| 文件大小： | 750K |
| 代理商： | DDRSDRAM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
- 28 of 63 -
REV. 0.61 August 9. '99
128Mb DDR SDRAM
Target
3.3.10 DM masking
The DDR SDRAM has a data mask function that can be used in conjunction with data write cycle, not read
cycle. When the data mask is activated (DM high) during write operation, DDR SDRAM does not accept the
corresponding data.(DM to data-mask latency is zero).
DM must be issued at the rising or falling edge of data strobe.
Command
< Burst Length=8 >
WRITE
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
DQS
DQ
′
s
Din 0
Din 1
Din 2
Din 3
t
DQSS
DM
Din 4
Din 5
Din 6
Din7
masked by DM=H
2
0
1
5
3
4
8
6
7
CK
CK
6. When terminating a burst Read command, the BST command must be issued L
BST
(“BST Latency”) clock
cycles before the clock edge at which the output buffers are tristated, where L
BST
equals the CAS latency
for read operations. This is shown in previous page Figure with examples for CAS latency (CL) of 1.5, 2,
2.5, 3 and 3.5 (only selected CAS latencies are required by the DDR SDRAM standards, the others are
optional).
7. When the burst terminates, the DQ and DQS pins are tristated.
The BST command is not byte controllable and applies to all bits in the DQ data word and the(all) DQS pin(s).
Figure 18. DM masking timing
相关PDF资料 |
PDF描述 |
|---|---|
| DDTA113TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
| DDTA114TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
| DDTA115TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
| DDTA123TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
| DDTA124TCA-7-F | PNP PRE-BIASED SMALL SIGNAL SOT-23 SURFACE MOUNT TRANSISTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DDRSDRAM1111 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:DDR SDRAM Specification Version 1.0 |
| DDR-SJE-Q2 | 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin |
| DDR-SJE-Q2R-1 | 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin |
| DDR-SJE-R1 | 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin |
| DDR-SJE-R2 | 制造商:DOMINANT 制造商全称:DOMINANT Semiconductors 功能描述:LED Colored Resin |
发布紧急采购，3分钟左右您将得到回复。