参数资料
型号: EVAL-ADE5169EBZ-2
厂商: Analog Devices Inc
文件页数: 142/156页
文件大小: 0K
描述: BOARD EVALUATION FOR AD5169
标准包装: 1
主要目的: 电源管理,电度表/功率表
嵌入式:
已用 IC / 零件: ADE5169
主要属性: 用于汇编语言和 C 代码的 IAR 工具
次要属性: 隔离和非隔离输出选项
已供物品: 板,软件
ADE5166/ADE5169/ADE5566/ADE5569
Table 154. SPI Configuration SFR 2 (SPIMOD2, Address 0xE9)
Data Sheet
Bit
7
Mnemonic
SPICONT
Default
0
Description
Master mode, SPI continuous transfer mode enable bit.
SPICONT
Result
0
The SPI interface stops after one byte is transferred and SS is deasserted. A new data transfer can
be initiated after a stalled period.
1
The SPI interface continues to transfer data until no valid data is available in the SPI2CTx SFR.
SS remains asserted until the SPI2CTx SFR and the transmit shift registers are empty.
6
5
SPIEN
SPIODO
0
0
SPI interface enable bit.
SPIEN
Result
0
The SPI interface is disabled.
1
The SPI interface is enabled.
SPI open-drain output configuration bit.
SPIODO
Result
0
Internal pull-up resistors are connected to the SPI outputs.
1
The SPI outputs are open drain and need external pull-up resistors. The pull-up voltage should
not exceed the specified operating voltage.
4
3
SPIMS_b
SPICPOL
0
0
SPI master mode enable bit.
SPIMS_b
Result
0
The SPI interface is defined as a slave.
1
The SPI interface is defined as a master.
SPI clock polarity configuration bit (see Figure 114).
SPICPOL
Result
0
The default state of SCLK is low, and the first SCLK edge is rising. Depending on the SPICPHA bit,
the SPI data output changes state on the falling or rising edge of SCLK, whereas the SPI data input
is sampled on the rising or falling edge of SCLK.
1
The default state of SCLK is high, and the first SCLK edge is falling. Depending on the SPICPHA
bit, the SPI data output changes state on the rising or falling edge of SCLK, whereas the SPI data
input is sampled on the falling or rising edge of SCLK.
2
SPICPHA
0
SPI clock phase configuration bit (see Figure 114).
SPICPHA
Result
0
The SPI data output changes state when SS goes low at the second edge of SCLK and then every
two subsequent edges, whereas the SPI data input is sampled at the first SCLK edge and then
every two subsequent edges.
1
The SPI data output changes state at the first edge of SCLK and then every two subsequent
edges, whereas the SPI data input is sampled at the second SCLK edge and then every two
subsequent edges.
1
0
SPILSBF
TIMODE
0
1
Master mode, LSB first configuration bit.
SPILSBF
Result
0
The MSB of the SPI outputs is transmitted first.
1
The LSB of the SPI outputs is transmitted first.
Transfer and interrupt mode of the SPI interface.
TIMODE
Result
1
See Bit 5, Bit 4, and Bit 1 of Table 155 for mode selection.
Rev. D | Page 142 of 156
相关PDF资料
PDF描述
VE-J1M-EX CONVERTER MINIMOD DC/DC 10V 75W
VE-21M-EX CONVERTER MOD DC/DC 10V 75W
VE-21R-EX CONVERTER MOD DC/DC 7.5V 75W
AD9912A/PCBZ BOARD EVALUATION FOR AD9912
H1KXH-2636M IDC CABLE - HPK26H/AE26M/X
相关代理商/技术参数
参数描述
EVAL-ADE5169F62EBZ 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR ADE5169 - Boxed Product (Development Kits) 制造商:Rochester Electronics LLC 功能描述:
EVAL-ADE5569F62EBZ 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver
EVAL-ADE7169EBZ-2 功能描述:BOARD EVALUATION FOR ADE7169F16 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口,收发器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板
EVAL-ADE7169F16EB 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
EVAL-ADE7169F16EBZ 制造商:Analog Devices 功能描述:Evaluation Board For ADE7169 制造商:Analog Devices 功能描述:EVAL BD FOR ADE7169 - Bulk