
Switched Fast Ethernet Controller
Revision 1.2
7
1.3
Address Recognition
Each GT-48002A in a system can recognize up to 8,000 different Unicast MAC addresses and unlimited Multicast/
Broadcast MAC addresses. An intelligent address recognition mechanism enables filtering and forwarding packets at
full Fast Ethernet wire speed. Hardware assist for address aging and static addresses is also included.
The GT-48002A provides an address self-learning mechanism. Each device has a private address table located in its
DRAM array. As the GT-48002A learns new addresses, it updates all address tables in the system via the GalNet mes-
saging protocol.
1.4
CPU Packet Routing
The GT-48002A has the capability to automatically forward certain packets to the CPU for routing including:
Unicast packets with a destination address tagged for the CPU
Multicast packets
Unknown packets (packets with MAC addresses that have not been recognized)
This gives the system designer the flexibility to decide how to handle such packets in a managed system.
1.5
Intervention Mode
The GT-48002A incorporates an enhanced feature called
intervention mode. This feature permits software or hardware
intervention in the packet routing decision mechanisms for unicast packets. When intervention mode is selected for a
MAC address, the GT-48002A sends the packet to the system CPU instead of switching it as usual. This capability can
be used for many functions including: layer 3 routing, security, virtual LAN support, filtering and management.
1.6
Network Management Features
The GT-48002A provides comprehensive management capabilities enabling the switch OEM to implement a wide
range of network management features.
For OEMs offering RMON capability, the GT-48002A provides per-port statistics counters and PCI traffic counters. In
addition, the GT-48002A provides station-to-station connectivity matrix information and the ability to select a port to
work in monitoring (sniffer) mode.
Also included in the GT-48002A is a unique packet sampling capability invented by the Hewlett-Packard Company
called HP-EASE (Embedded Advanced Sampling Environment.) Each port has the ability to take “snapshots” of packet
data at programmable intervals. These samples are forwarded to the management CPU for processing. The samples
can be used to implement HP-EASE compatible messages for OpenView environments, or to create custom manage-
ment information bases such as statistical RMON. Since packets are sampled using this technology, much less local
processing is required over standard RMON implementations. Source addresses of every errored packet are also sent
to the CPU allowing switch OEM to support error counters in RMON host and matrix groups.
Also included in the GT-48002A is hardware assistance for address aging and bridge spanning tree algorithms.
1.7
DRAM Interface
Each GalNet device in the system requires its own, separate EDO DRAM buffer space. The DRAM is used to store the
incoming/outgoing packets as well as the address table and other device data structures. The interface to EDO DRAM
is glueless; all signals needed to control EDO devices are included. For more information, see Section 16.