参数资料
型号: HW-SPAR3A-SK-UNI-G
厂商: Xilinx Inc
文件页数: 90/143页
文件大小: 0K
描述: KIT STARTER W/SPARTAN-3A
产品培训模块: FPGAs Spartan3
产品变化通告: Adapter Replacement 23/May/2008
标准包装: 1
系列: Spartan®-3A
类型: FPGA
适用于相关产品: Spartan?3A FPGA,XC3S700A-FG484
所含物品: 板,线缆,文档,电源
相关产品: XC3S700A-5FTG256C-ND - IC FPGA SPARTAN-3A 256K 256FTBGA
122-1722-ND - IC FPGA SPARTAN-3A 256K 256FTBGA
XC3S700A-4FTG256C-ND - IC FPGA SPARTAN-3A 256K 256FTBGA
XC3S700A-5FGG484C-ND - IC SPARTAN-3A FPGA 700K 484FBGA
XC3S700A-5FGG400C-ND - IC SPARTAN-3A FPGA 700K 400FBGA
XC3S700A-5FG484C-ND - IC SPARTAN-3A FPGA 700K 484FBGA
XC3S700A-5FG400C-ND - IC SPARTAN-3A FPGA 700K 400FBGA
XC3S700A-4FG484I-ND - IC SPARTAN-3A FPGA 700K 484FBGA
XC3S700A-4FG484C-ND - IC SPARTAN-3A FPGA 700K 484FBGA
XC3S700A-4FGG484I-ND - IC SPARTAN-3A FPGA 700K 484FBGA
更多...
其它名称: 122-1514
Chapter 11: Parallel NOR Flash PROM
Data
Figure 11-3 provides the UCF constraints for the Flash data pins, including the I/O pin
assignment and the I/O standard used.
R
# NET "NF_D<15>" -->
use NF_A<0> on pin T17 when NF_BYTE =
High
NET "NF_D<14>" LOC =
NET "NF_D<13>" LOC =
NET "NF_D<12>" LOC =
NET "NF_D<11>" LOC =
NET "NF_D<10>" LOC =
"R21" | IOSTANDARD = LVCMOS33 | DRIVE
"T22" | IOSTANDARD = LVCMOS33 | DRIVE
"U22" | IOSTANDARD = LVCMOS33 | DRIVE
"U21" | IOSTANDARD = LVCMOS33 | DRIVE
"V22" | IOSTANDARD = LVCMOS33 | DRIVE
= 4 |
= 4 |
= 4 |
= 4 |
= 4 |
SLEW
SLEW
SLEW
SLEW
SLEW
=
=
=
=
=
SLOW
SLOW
SLOW
SLOW
SLOW
;
;
;
;
;
NET "NF_D<9>"
NET "NF_D<8>"
NET "NF_D<7>"
NET "NF_D<6>"
NET "NF_D<5>"
NET "NF_D<4>"
NET "NF_D<3>"
NET "NF_D<2>"
NET "NF_D<1>"
LOC =
LOC =
LOC =
LOC =
LOC =
LOC =
LOC =
LOC =
LOC =
"W22" | IOSTANDARD = LVCMOS33 | DRIVE
"T20" | IOSTANDARD = LVCMOS33 | DRIVE
"Y9" | IOSTANDARD = LVCMOS33 | DRIVE
"AB9" | IOSTANDARD = LVCMOS33 | DRIVE
"Y11" | IOSTANDARD = LVCMOS33 | DRIVE
"AB11" | IOSTANDARD = LVCMOS33 | DRIVE
"U13" | IOSTANDARD = LVCMOS33 | DRIVE
"AA17" | IOSTANDARD = LVCMOS33 | DRIVE
"Y17" | IOSTANDARD = LVCMOS33 | DRIVE
= 4 |
= 4 |
= 4 |
= 4 |
= 4 |
= 4 |
= 4 |
= 4 |
= 4 |
SLEW
SLEW
SLEW
SLEW
SLEW
SLEW
SLEW
SLEW
SLEW
=
=
=
=
=
=
=
=
=
SLOW
SLOW
SLOW
SLOW
SLOW
SLOW
SLOW
SLOW
SLOW
;
;
;
;
;
;
;
;
;
NET "SPI_MISO" LOC =
"AB20" | IOSTANDARD = LVCMOS33 | DRIVE
= 6 |
SLEW
=
SLOW
;
Figure 11-3:
UCF Location Constraints for Flash Data I/O Pins
Control
Figure 11-4 provides the UCF constraints for the Flash control pins, including the I/O pin
assignment and the I/O standard used.
NET
NET
NET
NET
"NF_BYTE"
"NF_CE"
"NF_OE"
"NF_RP"
LOC
LOC
LOC
LOC
=
=
=
=
"Y21"
"W20"
"W19"
"R22"
|
|
|
|
IOSTANDARD
IOSTANDARD
IOSTANDARD
IOSTANDARD
=
=
=
=
LVCMOS33
LVCMOS33
LVCMOS33
LVCMOS33
|
|
|
|
DRIVE = 4
DRIVE = 4
DRIVE = 4
DRIVE = 4
|
|
|
|
SLEW
SLEW
SLEW
SLEW
=
=
=
=
SLOW
SLOW
SLOW
SLOW
;
;
;
;
NET
"NF_STS"
LOC
=
"P22"
|
IOSTANDARD
=
LVCMOS33
|
PULLUP ;
NET
NET
"NF_WE"
"NF_WP"
LOC
LOC
=
=
"AA22"
"E14"
|
|
IOSTANDARD
IOSTANDARD
=
=
LVCMOS33
LVCMOS33
|
|
DRIVE = 4
DRIVE = 4
| SLEW = SLOW ;
| SLEW = SLOW ;
Figure 11-4:
UCF Location Constraints for Flash Control Pins
Setting the FPGA Mode Select Pins
To configure the FPGA from NOR Flash, set the FPGA configuration mode pins for BPI Up
mode, as shown in Table 11-3 . The Spartan-3A FPGA family does not support the BPI
Down mode that is available in the Spartan-3E FPGA family.
Also be sure to disable the Platform Flash PROM by removing jumper J46, as shown in
Table 11-3:
Selecting BPI-Up Configuration Mode (J26)
Configuration
Mode
BPI Up
Mode Pins
M2:M1:M0
0:1:0
FPGA Configuration Image in
Flash
FPGA starts at address 0 and
increments through address space.
Mode Select Jumper
Settings (J26)
M0
Platform Flash
Enable (J46)
DONE
M1
M2
J26
CE
PROM
GND
J46
90
Spartan-3A FPGA Starter Kit Board User Guide
UG330 (v1.3) June 21, 2007
相关PDF资料
PDF描述
HW-SPAR3AN-SK-UNI-G KIT STARTER SPARTAN-3 AN
HW-V4-ML403-UNI-G-J EVALUATION PLATFORM VIRTEX-4
HW-V4-ML405-UNI-G-J EVALUATION PLATFORM VIRTEX-4
HW-V4-ML410-UNI-G-J EVALUATION PLATFORM VIRTEX-4
HW-V5-ML501-UNI-G EVALUATION PLATFORM VIRTEX-5
相关代理商/技术参数
参数描述
HW-SPAR3A-SK-UNI-G-J 功能描述:KIT STARTER W/SPARTAN-3A RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Spartan®-3A 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
HW-SPAR3-CPLD-DK 功能描述:STARTER KIT BUNDLE SPARTAN3/CPLD RoHS:否 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
HW-SPAR3-CPLD-DK-J 功能描述:KIT HDWR FOR SPARTAN3/CPLD-JAPAN RoHS:否 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
HW-SPAR3E-DISP-DK-UNI-G 功能描述:KIT DEV SPARTAN3E DISPLAY RoHS:是 类别:编程器,开发系统 >> 过时/停产零件编号 系列:Spartan®-3E 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
HW-SPAR3E-DISP-DK-UNI-G-PROMO 功能描述:KIT DEV SPARTAN3E DISPLAY RoHS:是 类别:编程器,开发系统 >> 过时/停产零件编号 系列:Spartan®-3E 标准包装:1 系列:*