参数资料
型号: HY27SA081G1M-VPEB
厂商: HYNIX SEMICONDUCTOR INC
元件分类: PROM
英文描述: 128M X 8 FLASH 1.8V PROM, 12000 ns, PDSO48
封装: 12 X 17 MM, 0.70 MM HEIGHT, LEAD FREE, WSOP1-48
文件页数: 45/45页
文件大小: 675K
代理商: HY27SA081G1M-VPEB
Rev 0.3 / May. 2004
9
Preliminary
HY27UA(08/16)1G1M Series
HY27SA(08/16)1G1M Series
1Gbit (128Mx8bit / 64Mx16bit) NAND Flash
Ready/Busy (RB)
The Ready/Busy output, RB, is an open-drain output that can be used to identify if the Program/ Erase/ Read (PER)
Controller is currently active.
When Ready/Busy is Low, VOL, a read, program or erase operation is in progress. When the operation completes
Ready/Busy goes High, VOH.
The use of an open-drain output allows the Ready/ Busy pins from several memories to be connected to a single pull-
up resistor. A Low will then indicate that one, or more, of the memories is busy.
Refer to the Ready/Busy Signal Electrical Characteristics section for details on how to calculate the value of the pull-up
resistor.
VCC Supply Voltage
VCC provides the power supply to the internal core of the memory device. It is the main power supply for all operations
(read,program and erase).
An internal voltage detector disables all functions whenever VCC is below 2.5V (for 3V devices) or 1.5V (for 1.8V
devices) to protect the device from any involuntary program/erase during power-transitions.
Each device in a system should have VCC decoupled with a 0.1uF capacitor. The PCB track widths should be sufficient
to carry the required program and erase currents
VSS Ground
Ground, VSS, is the reference for the power supply. It must be connected to the system ground.
BUS OPERATIONS
There are six standard bus operations that control the memory. Each of these is described in this section, see Tables 2,
Bus Operations, for a summary.
Command Input
Command Input bus operations are used to give commands to the memory. Command are accepted when Chip Enable
is Low, Command Latch Enable is High, Address Latch Enable is Low and Read Enable is High. They are latched on the
rising edge of the Write Enable signal.
Only I/O0 to I/O7 are used to input commands. See Figure 21 and Table 14 for details of the timings requirements.
Address Input
Address Input bus operations are used to input the memory address. Four bus cycles are required to input the
addresses for the 512Mb devices (refer to Tables 3 and 4, Address Insertion). The addresses are accepted when Chip
Enable is Low, Address Latch Enable is High, Command Latch Enable is Low and Read Enable is High. They are latched
on the rising edge of the Write Enable signal. Only I/O0 to I/O7 are used to input addresses.
See Figure 22 and Table 14 for details of the timings requirements.
Data Input
Data Input bus operations are used to input the data to be programmed.
Data is accepted only when Chip Enable is Low, Address Latch Enable is Low, Command Latch Enable is Low and Read
Enable is High. The data is latched on the rising edge of the Write Enable signal. The data is input sequentially using
the Write Enable signal.
See Figure 23 and Tables 14 and 15 for details of the timings requirements.
相关PDF资料
PDF描述
HY27UA081G1M-TIB 128M X 8 FLASH 3.3V PROM, 12000 ns, PDSO48
HY27US08121B-TPIS 64M X 8 FLASH 3.3V PROM, 18 ns, PDSO48
HY27US08121B-FIB 64M X 8 FLASH 3.3V PROM, 18 ns, PBGA63
HY27US081G1MSES 128M X 8 FLASH 2.7V PROM, 45 ns, PDSO48
HY27US081G1MTCS 128M X 8 FLASH 2.7V PROM, 45 ns, PDSO48
相关代理商/技术参数
参数描述
HY27SA161G1M 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27SA1G1M 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27SAXXX 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27SF081G2A 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash
HY27SF081G2A-F(P) 制造商:SK Hynix Inc 功能描述: