参数资料
型号: ICS1893AFLFT
厂商: IDT, Integrated Device Technology Inc
文件页数: 100/136页
文件大小: 0K
描述: PHYCEIVER LOW PWR 3.3V 48-SSOP
标准包装: 1,000
系列: PHYceiver™
类型: PHY 收发器
规程: MII
电源电压: 3.14 V ~ 3.47 V
安装类型: 表面贴装
封装/外壳: 48-BSSOP(0.295",7.50mm 宽)
供应商设备封装: 48-SSOP
包装: 带卷 (TR)
其它名称: 1893AFLFT
ICS1893AF, Rev D 10/26/04
October, 2004
66
Chapter 8
Management Register Set
ICS1893AF Data Sheet - Release
Copyright 2004, Integrated Circuit Systems, Inc.
All rights reserved.
8.3.9
Remote Fault (bit 1.4)
An STA reads bit 1.4 to determine if a Remote Fault exists. The ICS1893AF sets bit 1.4 based on the
Remote Fault bit received from its remote link partner. The ICS1893AF receives the Remote Fault bit as
part of the Link Code Word exchanged during the auto-negotiation process. If the ICS1893AF receives a
Link Code Word from its remote link partner and the Remote Fault bit is set to:
Zero, then the ICS1893AF sets bit 1.4 to logic zero.
One, then the ICS1893AF sets bit 1.4 to logic one. In this case, the remote link partner is reporting the
detection of a fault, which typically occurs when the remote link partner is having a problem with its
receive channel.
Bit 1.4 is a latching high status bit. (For more information on latching high and latching low bits, see Section
Note:
The ICS1893AF has two versions of the Remote Fault bit.
One version of the Remote Fault bit is a latching high version. An STA can access this version
through either Management Register 1 (bit 1.4) or 17 (bit 17.1). This bit 1.4/17.1 is cleared when
an STA reads either of these registers. (Bit 1.4 is identical to bit 17.1 in that they are the same
internal bit.)
Another version of the Remote Fault bit is updated whenever the ICS1893AF receives a new
Link Control Word. An STA can access this version through Management Register 5 (bit 5.13),
which like bits 1.4/17.1, also reports the status of the Remote Fault bit received from the remote
link partner. However, bit 5.13 is not a latching high bit.
The operation of both bit 1.4/17.1 and bit 5.13 are in compliance with the IEEE Std 802.3u.
8.3.10
Auto-Negotiation Ability (bit 1.3)
The STA reads bit 1.3 to determine if the ICS1893AF can support the auto-negotiation process. If the
ICS1893AF:
Cannot support the auto-negotiation process, it clears bit 1.3 to logic zero.
Can support the auto-negotiation process, it sets bit 1.3 to logic one. (For the ICS1893AF, the default
value of bit 1.3 is logic one.)
相关PDF资料
PDF描述
IDT723641L20PF8 IC FIFO SYNC 1024X36 120-TQFP
IDT723631L20PQF IC FIFO SYNC 512X36 132-PQFP
ICS1893BFLFT PHYCEIVER LOW PWR 3.3V 48-SSOP
IDT723631L20PF IC FIFO SYNC 512X36 120-TQFP
VE-26F-IW-F2 CONVERTER MOD DC/DC 72V 100W
相关代理商/技术参数
参数描述
ICS1893AFT 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
ICS1893AG 制造商:ICS 制造商全称:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM
ICS1893AGI 制造商:ICS 制造商全称:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM
ICS1893AGILF 制造商:ICS 制造商全称:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM
ICS1893AGLF 制造商:ICS 制造商全称:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM