收藏本站
参数资料
型号： ICS1893AFLFT
厂商： IDT, Integrated Device Technology Inc
文件页数： 50/136页
文件大小： 0K
描述： PHYCEIVER LOW PWR 3.3V 48-SSOP
标准包装： 1,000
系列： PHYceiver™
类型： PHY 收发器
规程： MII
电源电压： 3.14 V ~ 3.47 V
安装类型： 表面贴装
封装/外壳： 48-BSSOP（0.295"，7.50mm 宽）
供应商设备封装： 48-SSOP
包装： 带卷 (TR)
其它名称： 1893AFLFT
ICS1893AF, Rev D 10/26/04
October, 2004
20
Chapter 5
Operating Modes Overview
ICS1893AF Data Sheet - Release
Copyright 2004, Integrated Circuit Systems, Inc.
All rights reserved.
5.1.2
Specific Reset Operations
This section discusses the following specific ways that the ICS1893AF can be reset:
Hardware reset (using the RESETn pin)
Power-on reset (applying power to the ICS1893AF)
Software reset (using Control Register bit 0.15)
Note:
At the completion of a reset (either hardware, power-on, or software), the ICS1893AF sets all
registers to their default values.
5.1.2.1
Hardware Reset
Entering Hardware Reset
Holding the active-low RESETn pin low for a minimum of five REF_IN clock cycles initiates a hardware
reset (that is, the ICS1893AF enters the reset state). During reset, the ICS1893AF executes the steps
listed in Section 5.1.1.1, “Entering Reset”.
Exiting Hardware Reset
After the signal on the RESETn pin transitions from a low to a high state, the ICS1893AF completes in 640
ns (that is, in 16 REF_IN clocks) steps 1 through 5, listed in Section 5.1.1.2, “Exiting Reset”. After the first
five steps are completed, the Serial Management Port is ready for normal operations, but this action does
not signify the end of the reset cycle. The reset cycle completes when the transmit clock (TXCLK) and
receive clock (RXCLK) are available, which is typically 53 ms after the RESETn pin goes high. [For details
on this transition, see Section 10.5.16, “Reset: Hardware Reset and Power-Down”.]
Note:
1.
The MAC/Repeater Interface is not available for use until the TXCLK and RXCLK are valid.
2.
The Control Register bit 0.15 does not represent the status of a hardware reset. It is a self-clearing bit
that is used to initiate a software reset.
5.1.2.2
Power-On Reset
Entering Power-On Reset
When power is applied to the ICS1893AF, it waits until the potential between VDD and VSS achieves a
minimum voltage before entering reset and executing the steps listed in Section 5.1.1.1, “Entering Reset”.
After entering reset from a power-on condition, the ICS1893AF remains in reset for approximately 20
s.
(For details on this transition, see Section 10.5.15, “Reset: Power-On Reset”.)
Exiting Power-On Reset
The ICS1893AF automatically exits reset and performs the same steps as for a hardware reset. (See
Section 5.1.1.2, “Exiting Reset”.)
Note:
The only difference between a hardware reset and a power-on reset is that during a power-on
reset, the ICS1893AF isolates its RESETn input pin. All other functionality is the same. As with a
hardware reset, Control Register bit 0.15 does not represent the status of a power-on reset.
相关PDF资料
PDF描述
IDT723641L20PF8 IC FIFO SYNC 1024X36 120-TQFP
IDT723631L20PQF IC FIFO SYNC 512X36 132-PQFP
ICS1893BFLFT PHYCEIVER LOW PWR 3.3V 48-SSOP
IDT723631L20PF IC FIFO SYNC 512X36 120-TQFP
VE-26F-IW-F2 CONVERTER MOD DC/DC 72V 100W
相关代理商/技术参数
参数描述
ICS1893AFT 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR)
ICS1893AG 制造商:ICS 制造商全称:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM
ICS1893AGI 制造商:ICS 制造商全称:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM
ICS1893AGILF 制造商:ICS 制造商全称:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM
ICS1893AGLF 制造商:ICS 制造商全称:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*