- 您现在的位置：买卖IC网 > PDF目录67712 > IDT72T6360L6BBGI (INTEGRATED DEVICE TECHNOLOGY INC) SPECIALTY MICROPROCESSOR CIRCUIT, PBGA324 PDF资料下载
参数资料
| 型号： | IDT72T6360L6BBGI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA324 |
| 封装： | 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324 |
| 文件页数： | 16/51页 |
| 文件大小： | 508K |
| 代理商： | IDT72T6360L6BBGI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
23
IDT72T6360 2.5V, SEQUENTIAL FLOW-CONTROL DEVICE
x9, x18, x36 BIT WIDE CONFIGURATION
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
OCTOBER 10, 2005
SIGNAL DESCRIPTIONS
INPUTS
DATA INPUTS (D0 - D35)
Data inputs for 36-bit wide data (D0 - D35), data inputs for 18-bit wide data
(D0 - D17) or data inputs for 9-bit wide data (D0 - D8).
CONTROLS
MASTER RESET (
MRS)
A Master Reset is accomplished whenever the
MRS input is toggled LOW
then HIGH. This operation sets the internal read and write pointers to the first
location of the RAM array.
PAE will go LOW, PAF will go HIGH.
If FWFT is LOW during Master Reset then the IDT Standard mode, along
with
EF and FF are selected. EF will go LOW and FF will go HIGH. If FWFT
is HIGH, then the First Word Fall Through mode (FWFT), along with
IR and
OR, are selected. OR will go HIGH and IR will go LOW.
AllconfigurationcontrolsignalsmustbesetpriortotheLOWtoHIGHtransition
of
MRS.
DuringaMasterReset,theoutputregisterisinitializedtoallzeroes.AMaster
Reset is required after power up, before a write operation can take place.
MRS
is an asynchronous function.
SeeFigure6, MasterResetandInitialization,fortherelevanttimingdiagram.
PARTIAL RESET (
PRS)
APartialResetisaccomplishedwheneverthe
PRSinputistoggledLOWthen
HIGH. As in the case of the Master Reset, the internal read and write pointers
are set to the first location of the RAM array,
PAE goes LOW, and PAF goes
HIGH.
WhichevermodeisactiveatthetimeofPartialReset,IDTStandardmodeor
First Word Fall Through, that mode will remain selected. If the IDT Standard
mode is active, then
FFwillgoHIGHandEFwillgoLOW. IftheFirstWordFall
Through mode is active, then
OR will go HIGH, and IR will go LOW.
Following Partial Reset, all values held in the offset registers remain
unchanged.Theoutputregisterisinitializedtoallzeroes.
PRSisasynchronous.
APartialResetisusefulforresettingthedeviceduringthecourseofoperation,
whenreprogrammingprogrammableflagoffsetsettingsmaynotbeconvenient.
See Figure 7, Partial Reset, for the relevant timing diagram.
ASYNCHRONOUS WRITE (
ASYW)
The write port can be configured for either synchronous or asynchronous
mode of operation. If during Master Reset the
ASYW input is LOW, then
asynchronousoperationofthewriteportwillbeselected.Duringasynchronous
operation of the write port the WCLK input becomes WR input, this is the
asynchronous write strobe input. A rising edge on WR will write data present
onthedatainputsintothesequentialflow-controldevice(SFC).(
WENmustbe
LOW when using the write port in asynchronous mode).
Whenthewriteportisconfiguredforasynchronousoperationthedevicemust
be operating on IDT standard mode, FWFT mode is not permissable. The full
flag(
FF)andprogrammablealmostfullflag(PAF)operatesinanasynchronous
manner, that is, the full flag and
PAF flag will be updated based in both a write
operation and read operation. Note, if asynchronous mode is selected, FWFT
is not permissible. Refer to Figure 24, Asynchronous Write and
PAEflag–IDT
Standard mode and Figure 25, Asynchronous Write and
PAF flag – IDT
Standard mode for relevant timing and operational waveforms.
ASYNCHRONOUS READ (
ASYR)
The read port can be configured for either synchronous or asynchronous
mode of operation. If during a Master Reset the
ASYR input is LOW, then
asynchronousoperationofthereadportwillbeselected.Duringasynchronous
operation of the read port the RCLK input becomes RD input, this is the
asynchronous read strobe input. A rising edge on RD will read data from the
SFCviatheoutputregisteranddataoutputport.(
RENmustbetiedLOWduring
asynchronous operation of the read port).
The
OE input provides three-state control of the Qn output bus, in an
asynchronous manner.
Whenthereadportisconfiguredforasynchronousoperationthedevicemust
be operating on IDT standard mode, FWFT mode is not permissible if the read
port is asynchronous. The Empty Flag (
EF)andprogrammablealmostempty
flag(
PAF)operatesinanasynchronousmanner,thatis,theemptyflagandPAE
will be updated based on both a read operation and a write operation. Refer
to Figure 23, Asynchronous Read and
PAFflag–IDTStandardmode,Figure
26, Asynchronous Empty Boundary – IDT Standard mode, Figure 27,
Asynchronous Full Boundary – IDT Standard mode,, and Figure 28, Asyn-
chronous Read and
PAE flag – IDT Standard mode, for relevant timing and
operational waveforms.
FIRST WORD FALL THROUGH (FWFT)
During Master Reset, the state of the FWFT input determines whether the
device will operate in IDT standard mode or First Word Fall Through (FWFT)
mode.
If, at the time of Master Reset, FWFT is LOW, then IDT Standard mode will
be selected. This mode uses the Empty Flag (
EF) to indicate whether or not
there are any words present in the SFC. It also uses the Full Flag function (
FF)
to indicate whether or not the SFC has any free space for writing. In IDT
Standard mode, every word read from the SFC, including the first, must be
requested using the Read Enable (
REN) and RCLK.
If, at the time of Master Reset, FWFT is HIGH, then FWFT mode will be
selected. This mode uses Output Ready (
OR)toindicatewhetherornotthere
is valid data at the data outputs (Qn). It also uses Input Ready (
IR) to indicate
whether or not the SFC has any free space for writing. In the FWFT mode, the
first word written to an empty SFC goes directly to Qn after three RCLK rising
edges,
REN = LOW is not necessary. Subsequent words must be accessed
using the Read Enable (
REN) and RCLK.
WRITE STROBE AND WRITE CLOCK (WR/WCLK)
If synchronous operation of the write port has been selected via
ASYW,this
input behaves as WCLK.
AwritecycleisinitiatedontherisingedgeoftheWCLKinput.Datasetupand
holdtimesmustbemetwithrespecttotheLOW-to-HIGHtransitionoftheWCLK.
It is permissible to stop the WCLK. Note that while WCLK is idle, the
FF/IR,and
PAF flags will not be updated. The Write and Read Clocks can either be
independent or coincident.
If asynchronous operation has been selected this input is WR (write strobe).
Data is asynchronously written into the SFC via the Dn inputs whenever there
is a rising edge on WR. In this mode the
WEN input must be LOW.
WRITE ENABLE (
WEN)
When the
WENinputisLOW,datamaybeloadedintotheSFContherising
edge of every WCLK cycle if the device is not full. Data is stored in the RAM
array sequentially and independently of any ongoing read operation.
When
WEN is HIGH, no new data is written in the SFC.
TopreventdataoverflowintheIDTStandardmode,
FFwillgoLOW,inhibiting
further write operations. Upon the completion of a valid read cycle,
FF willgo
HIGHallowingawritetooccur. The
FFisupdatedbytwoWCLKcycles+tSKEW
after the RCLK cycle.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT73210ATC | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| IDT73211ATCB | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| IDT73210TC | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| IDT73211TCB | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| IDT73210ATCB | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72T6360L7-5BB | 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72T6360L7-5BBI | 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72T6480L10BB | 功能描述:IC FLOW-CTRL 48BIT 10NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72T6480L10BBI | 功能描述:IC FLOW-CTRL 48BIT 10NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72T6480L7-5BB | 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
发布紧急采购，3分钟左右您将得到回复。